US5046080A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video codec including pipelined processing elements
Assignee: KOREA TELECOMMUNICATION AUTHORITY A CORP OF KOREA
•
Filing: 1990-05-29
•
Granted: 1991-09-03
•
Expires: 2010-05-29
Abstract
Abstract A videophone system for providing videophone service within narrow band digital network, based on pipelined processing elements, includes source codec means coupled to the image bus, including numerous processing elements of which processing element has DSP (Digital Signal Processor) module, local memory module coupled to the DSP module, FIFO (First Input First Output) memory module coupled to the DSP module and the local memory module, and image bus interface module coupled to the DSP module and the local memory module and the image bus, wherein communications between the processor elements is performed via the pipeline and common memory means coupled to the VME bus and the image bus, for storing message data for synchronization and communication between the processing elements.
Inventors
- 👤 Jong S. Lee
- 👤 Oh W. Kwon
- 👤 Joo H. Jeong
- 👤 Ji H. Kim
- 👤 Myoung H. Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 06:28
CPC Classifications
H; H04; H04N; H04N7/00; H04N7/18; G; G06; G06F; G06F15/00; G06F15/16; G06F15/163; G06F15/167; H04N19/00; H04N19/42; H04N19/60; H04N19/61; H04N5/00; H04N5/76; H04N5/907; H04N7/14; H04N7/141; H04N7/148; H04W; H04W4/00; H04W4/12
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
178 words
In videophone system for providing videophone service within narrow band digital network, including transmission codec means for connecting to the narrow band digital network, VME (Versa Module Europe) bus and image bus coupled to the transmission codec means, camera, TV monitor, A/D (Analog to Digital) and D/A converter coupled to the camera and the TV monitor, and frame memory means coupled to the A/D and D/A converter and the image bus, a videophone system further comprising; source codec means coupled to the image bus, including a plurality of processing elements of which processing element has DSP (Digital Signal Processor) module, local memory module coupled to the DSP module, FIFO (First Input First Output) memory module coupled to the DSP module and the local memory module, and image bus interface module coupled to the DSP module, the local memory module and the image bus, wherein communications between the processing elements are performed via pipeline, and common memory means coupled to the VME bus and the image bus, for storing message data for synchronization and communication between the processing elements.
Claim 2
Dependent Claim
178 words
In videophone system for providing videophone service within narrow band digital network, including transmission codec means for connecting to the narrow band digital network, VME (Versa Module Europe) bus and image bus coupled to the transmission codec means, camera, TV monitor, A/D (Analog to Digital) and D/A converter coupled to the camera and the TV monitor, and frame memory means coupled to the A/D and D/A converter and the image bus, a videophone system further comprising; source codec means coupled to the image bus, including a plurality of processing elements of which processing element has DSP (Digital Signal Processor) module, local memory module coupled to the DSP module, FIFO (First Input First Output) memory module coupled to the DSP module and the local memory module, and image bus interface module coupled to the DSP module, the local memory module and the image bus, wherein communications between the processing elements are performed via pipeline, and common memory means coupled to the VME bus and the image bus, for storing message data for synchronization and communication between the processing elements.
Claim 3
Dependent Claim
76 words
A videophone system according to claim 1, the FIFO memory module including a flag circuit which is comprised of an address decoder coupled to the DSP module, first and second D flip-flops coupled to the other processing element, and a selection switch coupled to the first and second D flip-flops and the DSP module and the address decoder in order to select one of the two D flip-flop outputs and to send to the DSP module.
References Cited (Backward Citations)
GB2219464A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-02 | 1995-03-04 | 1995-09-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-02 | 1999-03-04 | 1999-09-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-02 | 2003-03-04 | 2003-09-03 | $7700.00 | Window Closed / Lapsed |