Integrated circuit testing arrangement

Claim 2

A test circuit for an IC circuit, said test circuit comprising a test input terminal, a latch circuit having first and second output states, data inputting terminal means, signal outputting terminal means, a source of a synchronization signal, said test circuit comprising means for setting said latch circuit to said first and second output states in response to coincidence of said synchronization signal and the occurrence of first and second signal levels, respectively, at said test input terminal, said test circuit further comprising means responsive to said first state for directing signals from said inputting terminal means to said outputting terminal means, and means responsive to said second state for directing signals at said test input terminal to a scan output terminal.

Claim 3

The test circuit of claim 1 wherein said test circuit comprises a plurality of stages, said data inputting terminal means comprising a separate data input for each of said stages, said signal outputting terminal means comprising a separate data output for each of said stages.

Claim 4

The test circuit of claim 2 wherein each of said stages has first and second inputs, said first inputs comprising the data inputs of the respective stage, said test input comprising the second input of one of said stages, each of said stages comprising means responsive to said first and second states for directing signals at its first and second inputs respectively to the second input of a separate other one of said stages.

Claim 5

The test circuit of claim 3 wherein said means for directing signals at said first and second inputs comprises shift register means.

Claim 6

The test circuit of claim 4 wherein said stages are serially interconnected with respect to the outputs of said shift register means and the second inputs thereof, said outputting terminal means further comprising an output terminal connected to the output of the last of said stages.

Claim 7

The test circuit of claim 2 wherein each of said stages comprises first and second selectors each having first and second selector input terminals and an output selector terminal, means coupling each data input to the first selector inputs of the first and second selectors of the respective stage, means coupling the output selector terminal of the first selector to the second selector input terminal of the second selector of the respective stage, means coupling the selector output of the second selector to the data output of the respective stage, means coupling said test input terminal to the second selector input of the first selector of the respective stage, said means coupling the output selector terminal of the first selector of each stage comprising means coupling the output selector terminal thereof to the second selector input of the first selector of a separate other one of said stages.

Claim 8

The test circuit of claim 6 wherein said means responsive to said first and second states comprises means coupling the output of said latch circuit to said selectors as selection control signals.

Claim 9

In a test circuit for an IC circuit, said test circuit having a plurality of operating modes and comprising a test input terminal, a scan output terminal, a latch means having first and second output states, a source of a synchronization signal, and a plurality of stages each having a data input terminal and a data output terminal, said latch means comprising means responsive to coincidence of said synchronization signal and a signal of predetermined logic level at said test input terminal for changing the operating mode of said test circuit between a first mode in which signals at each data input terminal are directed to the output terminal of the respective stage, and a second mode wherein signals at said test input terminal are shifted to said scan output terminal.

Claim 10

In a test circuit for an IC circuit, said test circuit having a plurality of operating modes and comprising a test input terminal, a scan output terminal, a latch means having first and second output states, a source of a synchronization signal, and a plurality of stages each having a data input terminal and a data output terminal, said latch means comprising means responsive to coincidence of said synchronization signal and a signal of predetermined logic level at said test input terminal for changing the operating mode of said test circuit between a first mode in which signals at each data input terminal are directed to the output terminal of the respective stage, and a second mode wherein signals at said test input terminal are shifted to said scan output terminal.

Claim 11

The test circuit of claim 8 wherein each of said stages further comprises storage means for storing signals, whereby data applied to said data input terminals is stored in said storage means, said responsive means comprises means for shifting data from said storage means to said scan output terminal during said second mode.