US5043944A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device with improved output to differential data lines
Assignee: Toshiba Corp
•
Filing: 1990-11-09
•
Granted: 1991-08-27
•
Expires: 2010-11-09
Abstract
Abstract A semiconductor memory device includes a memory cell array having a plurality of memory cells, each of the cells being capable of storing a data and being selected by an address; a pair of data lines to which a pair of complementary data from a selected memory cell are imputted; an equalizer for short-circuiting and equalizing the pair of data lines when an equalizing signal is applied; an output circuit for outputting a single signal corresponding to the pair of complementary data from the pair of data lines; a pair of latch circuits provided between the output circuit and the equalizer for the pair of data lines, the pair of latch circuits holding the pair of complementary data; a pair of output buffer circuit provided between the pair of latch circuits and the equalizer for the pair of data lines, the pair of output buffer circuits capable of taking a low impedance state wherein the potentials per se of the pair of data lines are outputted, and a high impedance state wherein the potential change of the pair of data lines is not transmitted to the output side of the pair of output buffer circuits; and a controller for generating a first control signal which makes the pair of output buffer circuits to enter the high impedance state before the equalizing signal is applied to the equalizer and a second control signal which makes the pair of output buffer circuits to enter the low impedance state after the equalizing signal is turned off.
Inventors
- 👤 Kenichi Nakamura
- 👤 Makoto Segawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 21:44
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/1057; G11C7/1048; G11C7/106
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
255 words
A semiconductor memory device comprising: a memory cell array having a plurality of memory cells, each of the cells being capable of storing a data and being selected by an address; a pair of data lines to which a pair of complementary data from a selected memory cell are inputted; equalizing means for short-circuiting and equalizing said pair of data lines when an equalizing signal is applied; output means for outputting a single signal corresponding to said pair of complementary data from said pair of data lines; a pair of latch means provided between said output means and said equalizing means for said pair of data lines, said pair of latch means holding said pair of complementary data; a pair of output buffer means provided between said pair of latch means and said equalizing means for said pair of data lines, said pair of output buffer means capable of taking a low impedance state wherein the potentials per se of said pair of data lines are outputted, and a high impedance state wherein the potential change of said pair of data lines is not transmitted to the output side of said pair of output buffer means; and control means for generating a first control signal which makes said pair of output buffer means to enter said high impedance state before said equalizing signal is applied to said equalizing means and a second control signal which makes said pair of output buffer means to enter said low impedance state after said equalizing signal is turned off.
Claim 2
Dependent Claim
255 words
A semiconductor memory device comprising: a memory cell array having a plurality of memory cells, each of the cells being capable of storing a data and being selected by an address; a pair of data lines to which a pair of complementary data from a selected memory cell are inputted; equalizing means for short-circuiting and equalizing said pair of data lines when an equalizing signal is applied; output means for outputting a single signal corresponding to said pair of complementary data from said pair of data lines; a pair of latch means provided between said output means and said equalizing means for said pair of data lines, said pair of latch means holding said pair of complementary data; a pair of output buffer means provided between said pair of latch means and said equalizing means for said pair of data lines, said pair of output buffer means capable of taking a low impedance state wherein the potentials per se of said pair of data lines are outputted, and a high impedance state wherein the potential change of said pair of data lines is not transmitted to the output side of said pair of output buffer means; and control means for generating a first control signal which makes said pair of output buffer means to enter said high impedance state before said equalizing signal is applied to said equalizing means and a second control signal which makes said pair of output buffer means to enter said low impedance state after said equalizing signal is turned off.
Claim 3
Dependent Claim
53 words
A semiconductor memory device according to claim 1, wherein said control means includes a circuit for receiving an address transition detection signal generated when said address transits, outputting said equalizing signal after said first control signal is outputted, and thereafter turning off said second control signal after said equalizing signal is turned off.
Claim 4
Dependent Claim
41 words
A semiconductor memory device according to claim 1, wherein said equalizing means is a control element connected between said pair of data lines for short-circuiting said pair of data lines when said equalizing signal is applied to an equalizing control terminal.
Claim 5
Dependent Claim
41 words
A semiconductor memory device according to claim 2 wherein said equalizing means is a control element connected between said pair of data lines for short-circuiting said pair of data lines when said equalizing signal is applied to an equalizing control terminal.
Claim 6
Dependent Claim
82 words
A semiconductor memory device according to claim 1, wherein said output means includes first and second control elements serially connected between a high voltage side power supply terminal and a low voltage side power supply terminal, a control terminal of said first control element is connected to an output terminal of one of said pair of latch means, and a control terminal of said second control element is connected to an output terminal of the other of said pair of latch means.
Claim 7
Dependent Claim
82 words
A semiconductor memory device according to claim 2, wherein said output means includes first and second control elements serially connected between a high voltage side power supply terminal and a low voltage side power supply terminal, a control terminal of said first control element is connected to an output terminal of one of said pair of latch means, and a control terminal of said second control element is connected to an output terminal of the other of said pair of latch means.
Claim 8
Dependent Claim
82 words
A semiconductor memory device according to claim 3, wherein said output means includes first and second control elements serially connected between a high voltage side power supply terminal and a low voltage side power supply terminal, a control terminal of said first control element is connected to an output terminal of one of said pair of latch means, and a control terminal of said second control element is connected to an output terminal of the other of said pair of latch means.
Claim 9
Dependent Claim
82 words
A semiconductor memory device according to claim 4, wherein said output means includes first and second control elements serially connected between a high voltage side power supply terminal and a low voltage side power supply terminal, a control terminal of said first control element is connected to an output terminal of one of said pair of latch means, and a control terminal of said second control element is connected to an output terminal of the other of said pair of latch means.
Claim 10
Dependent Claim
58 words
A semiconductor memory device according to claim 1, wherein said output buffer means is a tri-state buffer which takes said high impedance state when said first control signal is applied, and takes said low impedance state when said second control signal is applied and outputs one of low and high level signals on said pair of data lines.
Claim 11
Dependent Claim
58 words
A semiconductor memory device according to claim 2, wherein said output buffer means is a tri-state buffer which takes said high impedance state when said first control signal is applied, and takes said low impedance state when said second control signal is applied and outputs one of low and high level signals on said pair of data lines.
Claim 12
Dependent Claim
58 words
A semiconductor memory device according to claim 5, wherein said output buffer means is a tri-state buffer which takes said high impedance state when said first control signal is applied, and takes said low impedance state when said second control signal is applied and outputs one of low and high level signals on said pair of data lines.
Claim 13
Dependent Claim
58 words
A semiconductor memory device according to claim 6, wherein said output buffer means is a tri-state buffer which takes said high impedance state when said first control signal is applied, and takes said low impedance state when said second control signal is applied and outputs one of low and high level signals on said pair of data lines.
References Cited (Backward Citations)
US4573147A
Cited
US4620298A
Cited
US4603403A
Cited
US4817054A
Cited
US4843595A
Cited
US4881203A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-08-26 | 1995-02-25 | 1995-08-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-08-26 | 1999-02-25 | 1999-08-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-08-26 | 2003-02-25 | 2003-08-27 | $7700.00 | Window Closed / Lapsed |