← Back to Patent Explorer
US5034977A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase accumulation dual tone multiple frequency generator

Assignee: Industrial Technology Research Institute
•
Filing: 1989-04-04
•
Granted: 1991-07-23
•
Expires: 2009-04-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and apparatus for generating dual tone multiple frequency signals employing a low frequency quartz oscillator, wherein a phase accumulation dual tone multiple frequency generator is comprised of a low frequency quartz oscillator. Two phase selectors are connected to produce digital phase signals in response to a signal input. Two phase accumulators, each composed of an adder and a register, are connected to accumulate the phase signals. Two ROM based sine wave tables are addressed by the outputs of the accumulators. An adder adds the outputs of the ROMs, and a D/A converter produces an analog output from the output of the adder.

Inventors

  • 👤 Yarn-Chern Chen
  • 👤 Chern-Jsair Chung

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 22:19
CPC Classifications
H; H04; H04M; H04M1/00; H04M1/26; H04M1/30; H04M1/50; H04M1/505

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 245 words
A DTMF generator, comprising: column phase selecting means for selecting a column phase which corresponds to one of the desired frequencies of a DTMF signal; row phase selecting means for selecting a row phase which corresponds to one of the desired frequencies of the DTMF signal; a column register for latching a column phase accumulation value for one clock period; a row register for latching a row phase accumulation value for one clock period; column adding means for adding the outputs of said column phase selecting means and said column register and for applying the output thereof to said column register; row adding means for adding the outputs of said row phase selecting means and said row register and for applying the outputs thereof to said row register; column ROM look-up means for receiving the output of said column register as an address signal, and for producing a sequential digital code corresponding to a desired column frequency; row ROM look-up means for receiving the output of said row register as an address signal, and for producing an output signal corresponding to a desired row frequency; said column and row ROM look-up means having different preemphasis; summing means for receiving the outputs of said column ROM look-up means and said row ROM look-up means, and for producing a sequential digital code corresponding to a DTMF signal; and a digital-to-analog converter for receiving the output of said summing means and for producing a stepped sine wave output.
Claim 2
Dependent Claim 245 words
A DTMF generator, comprising: column phase selecting means for selecting a column phase which corresponds to one of the desired frequencies of a DTMF signal; row phase selecting means for selecting a row phase which corresponds to one of the desired frequencies of the DTMF signal; a column register for latching a column phase accumulation value for one clock period; a row register for latching a row phase accumulation value for one clock period; column adding means for adding the outputs of said column phase selecting means and said column register and for applying the output thereof to said column register; row adding means for adding the outputs of said row phase selecting means and said row register and for applying the outputs thereof to said row register; column ROM look-up means for receiving the output of said column register as an address signal, and for producing a sequential digital code corresponding to a desired column frequency; row ROM look-up means for receiving the output of said row register as an address signal, and for producing an output signal corresponding to a desired row frequency; said column and row ROM look-up means having different preemphasis; summing means for receiving the outputs of said column ROM look-up means and said row ROM look-up means, and for producing a sequential digital code corresponding to a DTMF signal; and a digital-to-analog converter for receiving the output of said summing means and for producing a stepped sine wave output.
Claim 3
Independent Claim 117 words
A method for generating a DTMF signal comprising: selecting first and second binary codes representing phases which correspond to first and second desired frequencies for the DTMF signal; separately accumulating and latching the phase codes once during each clock period to obtain first and second phase accumulation values; addressing separate first and second ROM look-up tables that have different preemphasis using the most significant portions of said first and second phase accumulation values respectively to produce first and second sequential digital codes which correspond to the first and second desired frequencies of the DTMF signal; and summing said first and second sequential codes for producing a third sequential digital code which corresponds to the desired DTMF signal.
Claim 4
Independent Claim 117 words
A method for generating a DTMF signal comprising: selecting first and second binary codes representing phases which correspond to first and second desired frequencies for the DTMF signal; separately accumulating and latching the phase codes once during each clock period to obtain first and second phase accumulation values; addressing separate first and second ROM look-up tables that have different preemphasis using the most significant portions of said first and second phase accumulation values respectively to produce first and second sequential digital codes which correspond to the first and second desired frequencies of the DTMF signal; and summing said first and second sequential codes for producing a third sequential digital code which corresponds to the desired DTMF signal.

References Cited (Backward Citations)

US3706855A Cited
US4058805A Cited
US3985966A Cited
US4390754A Cited
US4639554A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-07-22 1995-01-21 1995-07-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-07-22 1999-01-21 1999-07-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-07-22 2003-01-21 2003-07-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag