US5034788A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device with reduced side wall parasitic device action
Assignee: Microchip Technology Caldicot Ltd
•
Filing: 1990-10-25
•
Granted: 1991-07-23
•
Expires: 2010-10-25
Abstract
Abstract A semiconductor device having a sapphire substrate on which is formed a localized island of polysilicon, the island having side walls which extend away from a surface of the substrate. A field effect transistor is formed in the island and a doped polysilicon fillet is interposed between the gate region and the substrate. In addition the electrical potential of the polysilicon fillet is controlled with respect to the source region. The control of the electrical potential enables the premature turn on characteristics of the device to be reduced by the polysilicon fillet forming a secondary gate electrode on the side walls, and because these secondary gates are at source potential the parasitic edge transistor present in the side wall is always turned off. A modified device has an independent side gate bias arrangement.
Inventors
- 👤 John A. Kerr
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 20:17
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6704; H10D30/6706
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
126 words
A semiconductor device, comprising: a substrate of electrically insulating material; a localized island of semiconductor material formed on a surface of the substrate, the island having side walls extending away from said surface of the substrate; means defining a field effect transistor in the island having source, drain, channel and gate regions; a doped semiconductor area which is formed on said surface of the substrate and which is interposed between the gate region and the substrate adjacent at least one of said side walls, said doped semiconductor area being insulated from said channel region and from said gate region and forming a secondary gate region; and means for enabling the electrical potential of the doped semiconductor area to be controlled with respect to the source region.
Claim 2
Dependent Claim
126 words
A semiconductor device, comprising: a substrate of electrically insulating material; a localized island of semiconductor material formed on a surface of the substrate, the island having side walls extending away from said surface of the substrate; means defining a field effect transistor in the island having source, drain, channel and gate regions; a doped semiconductor area which is formed on said surface of the substrate and which is interposed between the gate region and the substrate adjacent at least one of said side walls, said doped semiconductor area being insulated from said channel region and from said gate region and forming a secondary gate region; and means for enabling the electrical potential of the doped semiconductor area to be controlled with respect to the source region.
Claim 3
Dependent Claim
45 words
A semiconductor device as claimed in claim 1, in which a separate connection is made to the doped semiconductor area and to the source region so that the electrical potential of the doped semiconductor area is variable with respect to that of the source region.
Claim 4
Dependent Claim
14 words
A semiconductor device as claimed in claim 1, in which the substrate is sapphire.
Claim 5
Dependent Claim
24 words
A semiconductor device as claimed in claim 1, in which the island of semiconductor material and the doped semiconductor area are formed of silicon.
Claim 6
Dependent Claim
28 words
A semiconductor device as claimed in claim 1 in which a plurality of said localized islands of semiconductor material are formed on a common surface of the substrate.
Claim 7
Dependent Claim
115 words
A semiconductor device; comprising: a substrate of electrically insulating material; a localized island of semiconductor material formed on the substrate, the island having side walls extending away from a surface of the substrate; means defining a field effect transistor in the island having source, drain, channel and gate regions; a doped semiconductor area interposed between the gate region and the substrate, said doped semiconductor area being insulated from said channel region and from said gate region and forming a secondary gate region; and means for enabling the electrical potential of the doped semiconductor are to be controlled with respect to the source region, said doped semiconductor area making a direct connection with the source region.
Claim 8
Dependent Claim
115 words
A semiconductor device; comprising: a substrate of electrically insulating material; a localized island of semiconductor material formed on the substrate, the island having side walls extending away from a surface of the substrate; means defining a field effect transistor in the island having source, drain, channel and gate regions; a doped semiconductor area interposed between the gate region and the substrate, said doped semiconductor area being insulated from said channel region and from said gate region and forming a secondary gate region; and means for enabling the electrical potential of the doped semiconductor are to be controlled with respect to the source region, said doped semiconductor area making a direct connection with the source region.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-07-22 | 1995-01-21 | 1995-07-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-07-22 | 1999-01-21 | 1999-07-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-07-22 | 2003-01-21 | 2003-07-23 | $7700.00 | Window Closed / Lapsed |