US5029279A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Standard cells with flip-flops located in a single region and having minimal-length clock lines
Assignee: Toshiba Corp
•
Filing: 1989-07-17
•
Granted: 1991-07-02
•
Expires: 2009-07-17
Abstract
Abstract Standard cells in which the accurate estimation of the clock routing length and the minimization of the clock routing are possible so that an optimal protection against the malfunctions due to the racing can be schemed. The standard cells includes flip-flop circuits collectively arranged in a region of the substrate; and clock routing for the flip-flop circuits with connections connecting the clock routing and each of the flip-flop circuits at shortest distance.
Inventors
- 👤 Tohru Sasaki
- 👤 Takeji Tokumaru
- 👤 Tsuneaki Kudo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 02:54
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; G; G11; G11C; G11C5/00; G11C5/06; G11C5/063; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
87 words
An array of standard cells, comprising: a substrate on which circuits are arranged; a plurality of flip-flop circuits, all of which are collectively arranged in a single continuous region of the substrate occupying less than entire rows located adjacent each other; a clock positioned in other than said less than entire rows and providing clock routing for said flip-flop circuits, with connections as short as possible connecting the clock routing and each of the flip-flop circuits; and other circuits arranged in the remaining region of the substrate.
Claim 2
Dependent Claim
87 words
An array of standard cells, comprising: a substrate on which circuits are arranged; a plurality of flip-flop circuits, all of which are collectively arranged in a single continuous region of the substrate occupying less than entire rows located adjacent each other; a clock positioned in other than said less than entire rows and providing clock routing for said flip-flop circuits, with connections as short as possible connecting the clock routing and each of the flip-flop circuits; and other circuits arranged in the remaining region of the substrate.
Claim 3
Dependent Claim
18 words
The standard cells of claim 1, wherein the region for the flip-flop circuits comprises a single cell line.
Claim 4
Dependent Claim
24 words
The standard cells of claim 2, wherein the flip-flop circuits are arranged adjacent to each other on the cell line for the flip-flop circuits.
Claim 5
Dependent Claim
20 words
The standard cells of claim 2, wherein the clock routing is provided along the cell line for the flip-flop circuits.
Claim 6
Dependent Claim
23 words
The standard cells of claim 4, wherein all of the connections between the clock routing and the flip-flop circuits have the same lengths.
Claim 7
Dependent Claim
19 words
The standard cells of claim 2, wherein the clock routing is included within the region for the flip-flop circuits.
References Cited (Backward Citations)
US4750027A
Cited
US4694403A
Cited
US4870300A
Cited
US4851717A
Cited
US4883980A
Cited
US4883980B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-07-01 | 1994-12-31 | 1995-07-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-07-01 | 1998-12-31 | 1999-07-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-07-01 | 2002-12-31 | 2003-07-02 | $7700.00 | Window Closed / Lapsed |