Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
212 words
An automatic iris control circuit comprising: a solid-state imaging device including a plurality of photo-electric converting elements, a reset circuit for sweeping out at a time t 0 accumulated charges in each of said elements, and an output circuit for reading out at a time t 1 a signal accumulated in each of said elements and for providing an output signal based on said reading out from each of said elements, the sensitivity of each of said elements depending on a time interval T from the sweeping timing t 0 to the reading timing t 1 ; a detecting circuit for detecting the output level of said output signal of said output circuit; and a timing control circuit for setting said time interval T in response to an output of said detecting circuit to form a negative feedback loop for said automatic iris control circuit, wherein said timing control circuit varies said time interval T by a first amount of time ΔTL when the preceding time interval T is within a first range and by a second amount of time ΔTH which is greater than said first amount ΔTL when said preceding time interval is within a second range any value in which is greater than any value of said first range.
Claim 2
Dependent Claim
212 words
An automatic iris control circuit comprising: a solid-state imaging device including a plurality of photo-electric converting elements, a reset circuit for sweeping out at a time t 0 accumulated charges in each of said elements, and an output circuit for reading out at a time t 1 a signal accumulated in each of said elements and for providing an output signal based on said reading out from each of said elements, the sensitivity of each of said elements depending on a time interval T from the sweeping timing t 0 to the reading timing t 1 ; a detecting circuit for detecting the output level of said output signal of said output circuit; and a timing control circuit for setting said time interval T in response to an output of said detecting circuit to form a negative feedback loop for said automatic iris control circuit, wherein said timing control circuit varies said time interval T by a first amount of time ΔTL when the preceding time interval T is within a first range and by a second amount of time ΔTH which is greater than said first amount ΔTL when said preceding time interval is within a second range any value in which is greater than any value of said first range.
Claim 3
Dependent Claim
30 words
An automatic iris control circuit according to claim 1, wherein said timing control circuit varies said time interval T by changing said sweeping timing in reference to said reading timing.
Claim 4
Dependent Claim
40 words
An automatic iris control circuit according to claim 2, wherein said automatic iris control is used for a television camera and wherein: said timing control circuit repeatedly varies said time interval one time a frame period of said television camera.
Claim 5
Dependent Claim
79 words
An automatic iris control circuit according to claim 1, wherein said timing control circuit further includes means for varying said time interval T by a third amount of time ΔTM, which is greater than said first amount ΔTL and is less than said second amount ΔTH, when said preceding time interval is within a third range any value in which is greater than any value of said first range and is less than any value of said second range.
Claim 6
Dependent Claim
262 words
A video camera with an automatic iris control circuit comprising: a solid-state imaging device including a plurality of photo-diodes, a reset circuit for sweeping out at a time t 0 accumulated charges in each of said photo-diodes, and an output circuit for reading out at a time t 1 a signal accumulated in each of said photo-diodes and for providing and output signal based on said reading out from each of said photo-diodes, the sensitivity of each of said photo-diodes depending on a time interval T from the sweeping timing t 0 to the reading timing t 1 ; an amplifier for amplifying the output signal derived from said output circuit; a detecting circuit for detecting an output signal level of said amplifier to produce a detecting voltage; a comparator providing a first output when said detecting voltage is less than a reference voltage and a second output when said detecting voltage is greater than said reference voltage; and a timing control circuit for setting said time interval so as to increase said time interval when said comparator provides said first output and to decrease said time interval when said comparator provides said second output, wherein said timing control circuit varies said time interval T by a first amount of time ΔTL when the preceding time interval T is within a first range and by a second amount of time ΔTH which is greater than said first amount ΔTL when said preceding time interval is within a second range any value in which is greater than any value of said first range.
Claim 7
Dependent Claim
262 words
A video camera with an automatic iris control circuit comprising: a solid-state imaging device including a plurality of photo-diodes, a reset circuit for sweeping out at a time t 0 accumulated charges in each of said photo-diodes, and an output circuit for reading out at a time t 1 a signal accumulated in each of said photo-diodes and for providing and output signal based on said reading out from each of said photo-diodes, the sensitivity of each of said photo-diodes depending on a time interval T from the sweeping timing t 0 to the reading timing t 1 ; an amplifier for amplifying the output signal derived from said output circuit; a detecting circuit for detecting an output signal level of said amplifier to produce a detecting voltage; a comparator providing a first output when said detecting voltage is less than a reference voltage and a second output when said detecting voltage is greater than said reference voltage; and a timing control circuit for setting said time interval so as to increase said time interval when said comparator provides said first output and to decrease said time interval when said comparator provides said second output, wherein said timing control circuit varies said time interval T by a first amount of time ΔTL when the preceding time interval T is within a first range and by a second amount of time ΔTH which is greater than said first amount ΔTL when said preceding time interval is within a second range any value in which is greater than any value of said first range.