US5027209A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interpolation circuit for digital signal processor
Assignee: Hitachi Ltd
•
Filing: 1989-03-15
•
Granted: 1991-06-25
•
Expires: 2009-03-15
Abstract
Abstract An interpolation circuit, in which a digital signal produced by sampling and quantizing an analog information sequentially is encoded so that, in case a certain one of the encoded sample data is erroneous, a correct data in place of the erroneous sample data is prepared as an interpolation data by interpolating other correct sample data. The interpolation circuit includes: a first extrapolation circuit for generating a first extrapolation data by extrapolating two sample data preceding the erroneous sample data to the position of said erroneous sample data, a second extrapolation circuit for generating a second extrapolation data by extrapolating the two sample data succeeding the erroneous sample data to the position of the erroneous sample data, and an averaging circuit for generating the interpolation data by arithmetically averaging the first and second extrapolation data.
Inventors
- 👤 Keizo Nishimura
- 👤 Shigemitsu Higuchi
- 👤 Fuzio Okamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 16:25
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/76; H04N5/91; H04N5/93; H04N5/94; H04N5/945; H04N19/00; H04N19/85; H04N19/89; H04N19/895
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
178 words
An interpolation circuit comprising: a data source for generating successive data in time series; first to fifth holding means for holding five successive data generated successively in time series, respectively; first estimation circuit for estimating a first extrapolated data for the data held in said third holding means by extrapolation of the data held in said first and second holding means; second estimation circuit for estimating a second extrapolated data for the data held in said third holding means by extrapolation the data held in said fourth and fifth holding means; operation means for operating said first and second extrapolated data from said first and second estimation circuits to estimate data in said third holding means; determination means for determining the correctness of the data held in said third holding means; and selection means for selecting the data held in said third holding means, if the data held in the third holding means is correct, and the operated result from said operation means in place of said data if the data held in the third means is erroneous.
Claim 2
Dependent Claim
178 words
An interpolation circuit comprising: a data source for generating successive data in time series; first to fifth holding means for holding five successive data generated successively in time series, respectively; first estimation circuit for estimating a first extrapolated data for the data held in said third holding means by extrapolation of the data held in said first and second holding means; second estimation circuit for estimating a second extrapolated data for the data held in said third holding means by extrapolation the data held in said fourth and fifth holding means; operation means for operating said first and second extrapolated data from said first and second estimation circuits to estimate data in said third holding means; determination means for determining the correctness of the data held in said third holding means; and selection means for selecting the data held in said third holding means, if the data held in the third holding means is correct, and the operated result from said operation means in place of said data if the data held in the third means is erroneous.
Claim 3
Dependent Claim
36 words
An interpolation circuit according to claim 1, wherein each of said first and second estimation circuits includes an extrapolation circuit for generating an estimation data by an extrapolation on the basis of the two data inputted.
Claim 4
Dependent Claim
20 words
An interpolation circuit according to claim 1, wherein said operation means calculates the average value of said two estimated data.
Claim 5
Dependent Claim
59 words
An interpolation circuit according to claim 1, wherein said data are the picture element sample data of a video signal, and wherein two sample data preceding and those succeeding an erroneous sample data are located on any of the horizontal, vertical and diagonal lines passing through the erroneous sample data position on the display screen of the video signal.
Claim 6
Dependent Claim
68 words
An interpolation circuit according to claim 1, wherein said first to fifth holding means include serially connected first to fifth data registers, the first of which has its input terminal connected with said data source, the first and second of which have their output terminals connected with said first estimation circuit, and the fourth and fifth of which have their output terminals connected with said second estimation circuit.
Claim 7
Dependent Claim
68 words
An interpolation circuit according to claim 5, wherein said data source generates simultaneously said data and error data indicating the correctness of said data, and wherein said determination means includes serially connected first, second and third latches for latching said error data sequentially so that the data transfer among said first to third latches is accomplished simultaneously with the data transfer among said first to third data register.
References Cited (Backward Citations)
US4064531A
Cited
US4573070A
Cited
US4464686A
Cited
JPS56149190A
Cited
US4498104A
Cited
US4368483A
Cited
US4470065A
Cited
US4605966A
Cited
US4517600A
Cited
US4656514A
Cited
US4675735A
Cited
US4789893A
Cited
US4862271A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-24 | 1994-12-24 | 1995-06-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-24 | 1998-12-24 | 1999-06-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-24 | 2002-12-24 | 2003-06-25 | $7700.00 | Window Closed / Lapsed |