← Back to Patent Explorer
US5022005A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor memory device having plural biasing circuits for substrate

Assignee: NEC Electronics Corp
•
Filing: 1989-08-10
•
Granted: 1991-06-04
•
Expires: 2009-08-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A dynamic random access memory device according to the present invention has a plurality of memory cells each of the one-transistor and one-capacitor type and a plurality of biasing circuits for injecting electrons into the semiconductor substrate so as to establish a predetermined reverse biasing state, and the biasing circuits are located in spacing relationship from one another, so that a large difference in electron density does not take place in the substrate, and, accordingly, a data bit in the form of positive electric charges is less liable to be destroyed even if the storage capacitor is located in the vicinity of the biasing circuits.

Inventors

  • 👤 Shigeji Tohnishi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 11:44
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4074; G11C5/00; G11C5/14; G11C5/145; G11C5/146

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 98 words
A semiconductor memory device fabricated on a semiconductor substrate, comprising: (a) a plurality of memory cells operative to store data bits in the form of electric charges; and (b) peripheral circuits provided in association with said memory cells for writing and reading the data bits and including a biasing unit for supplying said semiconductor substrate with a predetermined biasing voltage, in which said biasing unit has a plurality of biasing circuits located in spaced relationship from one another, and in which said biasing circuits cooperate with one another in biasing said semiconductor substrate to said predetermined biasing voltage.
Claim 2
Dependent Claim 98 words
A semiconductor memory device fabricated on a semiconductor substrate, comprising: (a) a plurality of memory cells operative to store data bits in the form of electric charges; and (b) peripheral circuits provided in association with said memory cells for writing and reading the data bits and including a biasing unit for supplying said semiconductor substrate with a predetermined biasing voltage, in which said biasing unit has a plurality of biasing circuits located in spaced relationship from one another, and in which said biasing circuits cooperate with one another in biasing said semiconductor substrate to said predetermined biasing voltage.
Claim 3
Dependent Claim 36 words
A semiconductor memory device as set in claim 1, in which said semiconductor substrate has a generally rectangular major surface, and in which said biasing circuits are located at two corners of the major surface, respectively.
Claim 4
Dependent Claim 22 words
A semiconductor memory device as set forth in claim 2, in which said semiconductor memory device is of the random access memory.
Claim 5
Dependent Claim 46 words
A semiconductor memory device as set forth in claim 3, in which each of said memory cells is formed by a series combination of a gate transistor and a storage capacitor, and in which p-n junctions are formed between the respective gate transistors an the substrate.
Claim 6
Dependent Claim 37 words
A semiconductor memory device as set forth in claim 1, in which said semiconductor substrate has a generally rectangular major surface, and in which said biasing circuits are located at four corners of the major surface, respectively.
Claim 7
Dependent Claim 23 words
A semiconductor memory device as set forth in claim 5, in which said semiconductor memory device is of the video random access memory.

References Cited (Backward Citations)

US4535423A Cited
US4760560A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-06-03 1994-12-03 1995-06-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-06-03 1998-12-03 1999-06-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-06-03 2002-12-03 2003-06-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag