Differential amplifier with differential or single-ended output
Abstract
Abstract In a differential amplifier the input signal is applied between a first input terminal (1), formed by the bases of a first (T1) and a third (T3) transistor, and a second input terminal (2), formed by the bases of a second (T2) and a fourth (T4) transistor. The emitters of the third and the fourth transistor are coupled to a first supply-voltage terminal (Vee) by means of a first (J1) and a second (J2) current source, respectively, and to the mutually coupled emitters of the first and the second transistor by means of a first (R1) and a second (R2) resistor. The collectors of the third and the fourth transistor are coupled to a second supply voltage terminal (Vcc) by means of both a fifth resistor (R5) and the base-collector junction of a fifth transistor (T5). The collectors of the first and the second transistors constitute the first (3) and the second (4) output terminal, respectively, and are coupled to the emitter of the fifth transistor by means of a third (R3) and a fourth (R4) resistor. By providing a correct bias, the output voltages will exhibit class-A behaviour so that both a single-ended and a differential signal can be readily obtained.
Inventors
- 👤 Rudy J. VAN DE Plassche
Bibliographic Details
Claims Analysis
Total Claims: 6References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-03 | 1994-12-03 | 1995-06-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-03 | 1998-12-03 | 1999-06-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-03 | 2002-12-03 | 2003-06-04 | $7700.00 | Window Closed / Lapsed |