US5014098A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS integrated circuit with EEPROM and method of manufacture
Assignee: Nytell Software LLC
•
Filing: 1990-02-26
•
Granted: 1991-05-07
•
Expires: 2010-02-26
Abstract
Abstract The present invention relates to an integrated circuit which includes complementary MOS transistors (e.g., a CMOS circuit), an EEPROM, and to a method of making the integrated circuit. The EEPROM is incorporated in the circuit in such a manner that it does not adversely affect the high performance, low voltage operation of the CMOS circuit. Also, the EEPROM is designed so that it is programmable at a low voltage which is compatible with the low voltages typically used with the CMOS circuit. The EEPROM includes a floating gate and a control gate which have a large area of overlap so as to provide a high capacitance therebetween. This provides a high ratio (e.g., about two or greater) of the floating gate to control gate capacitance divided by the floating gate to substrate capacitance to provide the EEPROM with the low voltage operation. To make the integrated circuit, standard CMOS process steps using design rules of about two microns or less are used to make the MOS transistors. Additional steps are inserted in the standard CMOS process to form the EEPROM. The additional steps are inserted in such a manner so as not to adversely affect the operating characteristics of the resulting MOS transistors. For this purpose, any additional steps for forming the EEPROM which are carried out at a temperature of greater than 900° C. are done so before the gate silicon dioxide layer of the MOS transistors is formed, and any further steps of forming the EEPROM are carried out at temperatures no greater than 900° C.
Inventors
- 👤 John R. Schlais
- 👤 Randy A. Rusch
- 👤 Thomas H. Simacek
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 20:57
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10B; H10B41/00; H10B41/40; H10B41/42; H10B41/49
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
110 words
An integrated circuit comprising: a substrate of a semiconductor material having a surface; an MOS transistor in said substrate at said surface and having a gate electrode with a feature size of no greater than about two microns and having a maximum voltage capability; and an EEPROM in said substrate at said surface, said EEPROM being capable of being programmed at voltages which are compatible with the maximum voltage capability of the MOS transistor, and the EEPROM having a control gate and a floating gate with a ratio of capacitance of the floating gate to control gate to capacitance of the floating gate to substrate of at least about two.
Claim 2
Dependent Claim
110 words
An integrated circuit comprising: a substrate of a semiconductor material having a surface; an MOS transistor in said substrate at said surface and having a gate electrode with a feature size of no greater than about two microns and having a maximum voltage capability; and an EEPROM in said substrate at said surface, said EEPROM being capable of being programmed at voltages which are compatible with the maximum voltage capability of the MOS transistor, and the EEPROM having a control gate and a floating gate with a ratio of capacitance of the floating gate to control gate to capacitance of the floating gate to substrate of at least about two.
Claim 3
Dependent Claim
60 words
The integrated circuit of claim 1 wherein the EEPROM comprises a floating gate and a control gate over and insulated from the floating gate, and the floating gate and control gate each have large overlapping areas laterally disposed from a channel area of the EEPROM to provide a large capacitance therebetween for applying and removing charge from said control gate.
Claim 4
Dependent Claim
65 words
The integrated circuit of claim 2 wherein the EEPROM further comprises a layer of silicon dioxide on the surface of the substrate, an opening in said silicon dioxide layer, a tunnel oxide layer thinner than the silicon dioxide layer on the substrate surface in said opening, and the floating gate is on the silicon oxide layer and on the tunnel oxide layer in the opening.
Claim 5
Dependent Claim
48 words
The integrated circuit of claim 3 wherein the ratio of the floating gate to control gate capacitance divided by the floating gate to substrate capacitance is high enough to allow a voltage level for a programming voltage which is within the maximum voltage capability of the MOS transistor.
Claim 6
Dependent Claim
62 words
The integrated circuit of claim 4 wherein the MOS transistor is but one of many MOS transistors on said surface having a gate electrode feature size of up to about two microns, and none of the characteristics of the MOS transistors are compromised because of the concurrent presence of the EEPROM, effective to allow the MOS transistors to operate at high speed.
Claim 7
Dependent Claim
113 words
An integrated circuit comprising: a substrate of a semiconductor material having a surface; a pair of complementary MOS transistors in said substrate at said surface with each having a gate electrode feature size no greater than about two microns and also having a maximum voltage capability; and an EEPROM in said substrate at said surface, said EEPROM being capable of being programmed at voltages which are compatible with the maximum voltage capability of the complementary MOS transistors, and the EEPROM having a control gate and a floating gate with a ratio of capacitance of the floating gate to control gate to capacitance of a floating gate to substrate of at least about two.
Claim 8
Dependent Claim
113 words
An integrated circuit comprising: a substrate of a semiconductor material having a surface; a pair of complementary MOS transistors in said substrate at said surface with each having a gate electrode feature size no greater than about two microns and also having a maximum voltage capability; and an EEPROM in said substrate at said surface, said EEPROM being capable of being programmed at voltages which are compatible with the maximum voltage capability of the complementary MOS transistors, and the EEPROM having a control gate and a floating gate with a ratio of capacitance of the floating gate to control gate to capacitance of a floating gate to substrate of at least about two.
Claim 9
Dependent Claim
161 words
An integrated circuit comprising: a substrate of a semiconductor material having a surface; a plurality of complementary MOS transistors in said substrate at said surface with each using two micron or less design having a gate electrode feature size no greater than about two microns and also having a reverse break-down voltage and a maximum voltage capability; and a plurality of EEPROM units in said substrate at said surface, each said EEPROM unit capable of being programmed at voltages which are within the reverse break-down voltage of the complementary MOS transistors, and each EEPROM unit has a control gate and a floating gate with a ratio of capacitance of the floating gate to control gate to capacitance of a floating gate to substrate of at least about two, effective to provide an IC with high-speed complementary MOS transistor logic and also with EEPROM units that are programmable with voltages compatible with the maximum voltage capability of the high-speed complementary MOS transistors.
Claim 10
Dependent Claim
161 words
An integrated circuit comprising: a substrate of a semiconductor material having a surface; a plurality of complementary MOS transistors in said substrate at said surface with each using two micron or less design having a gate electrode feature size no greater than about two microns and also having a reverse break-down voltage and a maximum voltage capability; and a plurality of EEPROM units in said substrate at said surface, each said EEPROM unit capable of being programmed at voltages which are within the reverse break-down voltage of the complementary MOS transistors, and each EEPROM unit has a control gate and a floating gate with a ratio of capacitance of the floating gate to control gate to capacitance of a floating gate to substrate of at least about two, effective to provide an IC with high-speed complementary MOS transistor logic and also with EEPROM units that are programmable with voltages compatible with the maximum voltage capability of the high-speed complementary MOS transistors.
References Cited (Backward Citations)
JPS5851568A
Cited
US4608585A
Cited
US4701776A
Cited
JPS624375A
Cited
JPS62102565A
Cited
US4794565A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-05-06 | 1994-11-05 | 1995-05-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-05-06 | 1998-11-05 | 1999-05-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-05-06 | 2002-11-05 | 2003-05-07 | $7700.00 | Window Closed / Lapsed |