← Back to Patent Explorer
US5012441A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for addressing memory with data word and data block reversal capability

Assignee: Zoran Corp
•
Filing: 1986-11-24
•
Granted: 1991-04-30
•
Expires: 2006-11-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Memory address generation circuitry includes two binary counters for generating addresses for application to an address bus. The least significant bits of one counter are connected to the address bus in bit positions corresponding to the most significant bits of the other counter whereby the two counters increment addresses in opposite directions. The mode of address generation permits addresses for data in normal order, data within data blocks in normal order and data blocks in reverse-bit order, and data within data blocks in bit-reverse order and data blocks in normal order. The circuitry has particular applicability in memory address generation when operating on data with algorithms for FFT operations in one or more dimensions.

Inventors

  • 👤 Refael Retter

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 23:28
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/76; G06F7/768; G06F12/00; G06F12/02

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 115 words
Memory addressing circuitry comprising: a first binary counter comprising a plurality of serially connected binary cells, a second binary counter comprising a plurality of serially connected binary cells, a first bus for loading a count into said first and second binary counters, an address bus for receiving count from said first and second counters, said binary cells of said counters being connected to said address bus whereby the least significant bits of one counter correspond to the most significant bits of the other counter whereby addresses from said two counters increment in opposite directions, and address mode means for controlling the application of addresses from said first and second binary counters to said address bus.
Claim 2
Dependent Claim 115 words
Memory addressing circuitry comprising: a first binary counter comprising a plurality of serially connected binary cells, a second binary counter comprising a plurality of serially connected binary cells, a first bus for loading a count into said first and second binary counters, an address bus for receiving count from said first and second counters, said binary cells of said counters being connected to said address bus whereby the least significant bits of one counter correspond to the most significant bits of the other counter whereby addresses from said two counters increment in opposite directions, and address mode means for controlling the application of addresses from said first and second binary counters to said address bus.
Claim 3
Dependent Claim 67 words
The circuitry as defined by claim 1 wherein addresses from said counters can include a data block address and a data word address within a data block, said address mode means controlling addresses to said address bus to represent data in normal order, data within blocks in normal order and data blocks in bit-reverse order, and data within blocks in bit-reverse order and blocks in normal order.
Claim 4
Dependent Claim 33 words
The circuitry as defined by claim 2 wherein said address mode means include a programmed logic array for controlling block address and data word address generation from said first and second binary counters.

References Cited (Backward Citations)

US3731284A Cited
US4138732A Cited
US4117541A Cited
US4541048A Cited
US4181976A Cited
US4258418A Cited
US4583190A Cited
US4674032A Cited
US4686483A Cited
US4720780A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-04-29 1994-10-29 1995-04-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-04-29 1998-10-29 1999-04-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-04-29 2002-10-29 2003-04-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag