US5008719A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dual layer surface gate JFET having enhanced gate-channel breakdown voltage
Assignee: Intersil Corp
•
Filing: 1989-10-20
•
Granted: 1991-04-16
•
Expires: 2009-10-20
Abstract
Abstract Radiation insensitivity and breakdown voltage characteristics of a dual region top gate JFET are improved by a top gate structure in which the entirety of the lower concentration region of the top gate is separated from the oxide/silicon interface by the top surface high impurity concentration region. The dual region top gate extends from the substrate/insulator interface to a channel region beneath the top surface of the JFET substrate and extends laterally to bridge the source and drain regions. The lateral extent of the dual region top gate may be delimited by barrier regions, respectively separating the top gate regions from the source and drain regions. The barrier regions extend from the substrate/oxide interface to the channel and may comprise dielectric material or a combination of dielectric material and doped semiconductor material.
Inventors
- 👤 Gregory A. Schrantz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 12:39
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/80; H10D30/83; H10D62/00; H10D62/10; H10D62/113; H10D62/115; H10D62/116; Y; Y10; Y10S; Y10S257/00; Y10S257/906
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
168 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type having a first surface; first and second semiconductor regions of a second conductivity type, opposite to said first conductivity type, respectively disposed in first and second spaced-apart surface portions of said substrate; a third, channel, semiconductor region of said second conductivity type, disposed beneath a third surface portion of said substrate and bridging said first and second semiconductor regions; and a fourth, gate, semiconductor region of said first conductivity type extending from said third surface portion of said substrate, bridging said first and second semiconductor regions and so as to be contiguous with said third semiconductor region, said fourth region containing a fifth semiconductor region of a first impurity concentration, extending from said third surface portion of said substrate to a sixth semiconductor region of a second impurity concentration, lower than said first impurity concentration, said sixth region being contiguous with said third region and being spaced apart from said third surface portion of said substrate.
Claim 2
Dependent Claim
168 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type having a first surface; first and second semiconductor regions of a second conductivity type, opposite to said first conductivity type, respectively disposed in first and second spaced-apart surface portions of said substrate; a third, channel, semiconductor region of said second conductivity type, disposed beneath a third surface portion of said substrate and bridging said first and second semiconductor regions; and a fourth, gate, semiconductor region of said first conductivity type extending from said third surface portion of said substrate, bridging said first and second semiconductor regions and so as to be contiguous with said third semiconductor region, said fourth region containing a fifth semiconductor region of a first impurity concentration, extending from said third surface portion of said substrate to a sixth semiconductor region of a second impurity concentration, lower than said first impurity concentration, said sixth region being contiguous with said third region and being spaced apart from said third surface portion of said substrate.
Claim 3
Dependent Claim
21 words
A semiconductor device according to claim 1, further comprising an insulator layer disposed on said third surface portion of said substrate.
Claim 4
Dependent Claim
175 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type having a first surface; first and second semiconductor regions of a second conductivity type, opposite to said first conductivity type, respectively disposed in first and second spaced-apart surface portions of said substrate; a third, channel, semiconductor region of said second conductivity type, disposed beneath a third surface portion of said substrate and bridging said first and second semiconductor regions; and a fourth surface gate region of said first conductivity type, extending from said third surface portion of said substrate, laterally between said first and second regions, so as to be contiguous with said channel region, said surface gate region including a fifth semiconductor region of a first impurity concentration extending from said third surface portion of said substrate to a sixth semiconductor region of a second impurity concentration, lower than said first impurity concentration, said sixth region being contiguous with said channel region, and wherein the entirety of said laterally extending sixth region is spaced apart from said first surface of said substrate.
Claim 5
Dependent Claim
175 words
A semiconductor device comprising: a semiconductor substrate of a first conductivity type having a first surface; first and second semiconductor regions of a second conductivity type, opposite to said first conductivity type, respectively disposed in first and second spaced-apart surface portions of said substrate; a third, channel, semiconductor region of said second conductivity type, disposed beneath a third surface portion of said substrate and bridging said first and second semiconductor regions; and a fourth surface gate region of said first conductivity type, extending from said third surface portion of said substrate, laterally between said first and second regions, so as to be contiguous with said channel region, said surface gate region including a fifth semiconductor region of a first impurity concentration extending from said third surface portion of said substrate to a sixth semiconductor region of a second impurity concentration, lower than said first impurity concentration, said sixth region being contiguous with said channel region, and wherein the entirety of said laterally extending sixth region is spaced apart from said first surface of said substrate.
Claim 6
Dependent Claim
22 words
A semiconductor device according to claim 3, further comprising a an insulator layer disposed on said third surface portion of said substrate.
Claim 7
Dependent Claim
21 words
A semiconductor region according to claim 3, wherein each of said fifth and sixth regions overlaps said first and second regions.
Claim 8
Dependent Claim
46 words
A semiconductor region according to claim 5, further including seventh and eighth semiconductor regions of said second conductivity type, respectively disposed in said first and second semiconductor regions, said seventh and eighth regions having an impurity concentration greater than that of said first and second regions.
Claim 9
Dependent Claim
34 words
A semiconductor region according to claim 6, wherein each of said fifth and sixth regions is separated from said seventh and eighth regions by semiconductor material of said first and second regions, respectively, therebetween.
Claim 10
Dependent Claim
39 words
A semiconductor region according to claim 7, wherein said fifth semiconductor region is spaced apart from said seventh and eighth regions by a distance greater than the separation between said sixth semiconductor region and said seventh and eighth regions.
Claim 11
Dependent Claim
29 words
A semiconductor region according to claim 3, further including first and second barrier regions, respectively separating said surface gate region from each of said first and second semiconductor regions.
Claim 12
Dependent Claim
14 words
A semiconductor region according to claim 9, wherein said barrier regions comprise insulation material.
Claim 13
Dependent Claim
17 words
A semiconductor region according to claim 9,.wherein said barrier regions comprise insulation material and doped semiconductor material.
Claim 14
Dependent Claim
49 words
A semiconductor region according to claim 9, further including ninth and tenth semiconductor regions of said second conductivity type, disposed in said channel region adjacent to said first and second barrier regions, respectively, said ninth and tenth regions having an impurity concentration higher than that of said channel region.
Claim 15
Dependent Claim
23 words
A semiconductor region according to claim 12, wherein said barrier regions comprise insulation material surrounding doped semiconductor material of said first conductivity type.
Claim 16
Dependent Claim
43 words
A semiconductor region according to claim 3, further including first and second barrier regions, respectively extending from said first surface of said substrate to said channel region and laterally separating said surface gate region from each of said first and second semiconductor regions.
Claim 17
Dependent Claim
21 words
A semiconductor region according to claim 14, wherein each of said first and second barrier regions is comprised of dielectric material.
Claim 18
Dependent Claim
49 words
A semiconductor region according to claim 15, further including ninth and tenth semiconductor regions of said second conductivity type, disposed in said channel region adjacent to said first and second barrier regions, respectively, said ninth and tenth regions having an impurity concentration higher than that of said channel region.
Claim 19
Dependent Claim
23 words
A semiconductor region according to claim 14, wherein said barrier regions comprise insulation material surrounding doped semiconductor material of said first conductivity type.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-04-15 | 1994-10-15 | 1995-04-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-04-15 | 1998-10-15 | 1999-04-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-04-15 | 2002-10-15 | 2003-04-16 | $7700.00 | Window Closed / Lapsed |