US5008675A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital to analog converter using pulse width modulator for independently setting edge position
Assignee: Victor Company of Japan Ltd
•
Filing: 1989-09-29
•
Granted: 1991-04-16
•
Expires: 2009-09-29
Abstract
Abstract A PWM type D/A converter having a first PWM converter, a second PWM converter and an analog adder. The digital input signals are designated as odd and even numbered input signals and the reference timing points for outputting odd/even numbered input signal are designated as odd/even numbered reference timing points. The first PWM converter receive the digital input signal to output signal whose rising/falling timing point is set at the earlier/later timing, the larger the value of the odd/even numbered input signal relative to the odd/even numbered reference timing point and the pulse width is determined by the values of the odd numbered input signal and the next even numbered input signal. The second PWM converter receives the digital input signal to output signal whose rising/falling timing point is set at the later timing, the larger the value of the even/odd numbered input signal relative to the even/odd numbered reference timing point and the pulse width is determined by the value of the even numbered input signal and the next odd numbered input signal. In another aspect the second PWM converter receives the digital input signal to output signal whose rising/falling timing point is at the later the timing, the larger the value of the odd/even numbered input signal relative to the odd/even numbered reference timing point and the pulse width is determined by complementary values of the odd numbered input signal and the next even numbered input signal.
Inventors
- 👤 Kazuya Toyomaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 17:33
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/66; H03M1/82; H03M1/822; H03M1/06; H03M1/0617; H03M1/0675; H03M1/0678; H03M1/068
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
400 words
A PWM type D/A converter wherein digital input signals supplied to the converter at each predetermined input sample period are designated as odd and even numbered input signals alternately in the order of input, the reference timing point for outputting an odd numbered input signal is designated as an odd numbered reference timing point, and the reference timing point for outputting an even number is designated as an even numbered reference timing point, said PWM type D/A converter comprising: a first PWM converter receiving said digital input signal for outputting an output signal (A) wherein the timing point when said output signal (A) rises from the low level to the high level is set at the earlier the timing, the larger the value of the odd numbered input signal relative to the odd numbered reference timing point, and the timing point when said output signal (A) falls from the high level to the low level is set at the later the timing, the larger the value of the even numbered input signal relative to the even numbered reference timing point, and wherein the pulse width from the rising point to the falling point of said output signal (A) is determined by the values of the odd numbered input signal and the next even numbered input signal; a second PWM converter receiving said digital input signal for outputting an output signal (B) wherein the timing point when said output signal (B) falls from the high level to the low level is set at the later the timing, the larger the value of the odd numbered input signal relative to the odd numbered reference timing point, and the timing when said output signal (B) rises from the low level to the high level is set at the earlier the timing, the larger the value of the even numbered input signal relative to the even numbered reference timing point, and wherein the pulse width from the rising point to the falling point of said output signal (B) is determined by the values of the even numbered input signal and the next odd numbered input signal; and an analog adder for adding together said output signal (A) from said first PWM converter and said output signal (B) from said second PWM converter to output a sum signal (A+B); wherein an analog signal corresponding to said digital input signal is outputted from said analog adder.
Claim 2
Dependent Claim
400 words
A PWM type D/A converter wherein digital input signals supplied to the converter at each predetermined input sample period are designated as odd and even numbered input signals alternately in the order of input, the reference timing point for outputting an odd numbered input signal is designated as an odd numbered reference timing point, and the reference timing point for outputting an even number is designated as an even numbered reference timing point, said PWM type D/A converter comprising: a first PWM converter receiving said digital input signal for outputting an output signal (A) wherein the timing point when said output signal (A) rises from the low level to the high level is set at the earlier the timing, the larger the value of the odd numbered input signal relative to the odd numbered reference timing point, and the timing point when said output signal (A) falls from the high level to the low level is set at the later the timing, the larger the value of the even numbered input signal relative to the even numbered reference timing point, and wherein the pulse width from the rising point to the falling point of said output signal (A) is determined by the values of the odd numbered input signal and the next even numbered input signal; a second PWM converter receiving said digital input signal for outputting an output signal (B) wherein the timing point when said output signal (B) falls from the high level to the low level is set at the later the timing, the larger the value of the odd numbered input signal relative to the odd numbered reference timing point, and the timing when said output signal (B) rises from the low level to the high level is set at the earlier the timing, the larger the value of the even numbered input signal relative to the even numbered reference timing point, and wherein the pulse width from the rising point to the falling point of said output signal (B) is determined by the values of the even numbered input signal and the next odd numbered input signal; and an analog adder for adding together said output signal (A) from said first PWM converter and said output signal (B) from said second PWM converter to output a sum signal (A+B); wherein an analog signal corresponding to said digital input signal is outputted from said analog adder.
Claim 3
Dependent Claim
408 words
A PWM type D/A converter wherein digital input signals supplied to the converter at each predetermined input sample period are designated as odd and even numbered input signals alternately in the order of input, the reference timing point for outputting an odd numbered input signal is designated as an odd numbered reference timing point, and the reference timing point for outputting an even number is designated as an even numbered reference timing point, said PWM type D/A converter comprising: a first PWM converter receiving said digital input signal for outputting an output signal (A) wherein the timing point when said output signal (A) rises from the low level to the high level is set at the earlier the timing, the larger the value of the odd numbered input signal relative to the odd numbered reference timing point, and the timing point when said output signal (A) falls from the high level to the low level is set at the later the timing, the larger the value of the even numbered input signal relative to the even numbered reference timing point, and wherein the pulse width from the rising point to the falling point of said output signal (A) is determined by the values of the odd numbered input signal and the next even numbered input signal; a second PWM converter receiving said digital input signal for outputting an output signal (C) wherein the timing point when said output signal (C) rises from the low level to the high level is set at the later the timing, the larger the value of the odd numbered input signal relative to the odd numbered reference timing point, and the timing when said output signal (C) falls from the high level to the low level is set at the earlier the timing, the larger the value of the even numbered input signal relative to the even numbered reference timing point, and wherein the pulse width from the rising point to the falling point of said output signal (C) is determined by a complementary values of the values of the odd numbered input signal and the next even numbered input signal; and an analog subtracter for subtracting from each other said output signal (A) from said first PWM converter and said output signal (C) from said second PWM converter to output a difference signal (A-C) or (C-A); wherein an analog signal corresponding to said digital input signal is outputted from said analog subtracter.
Claim 4
Dependent Claim
408 words
A PWM type D/A converter wherein digital input signals supplied to the converter at each predetermined input sample period are designated as odd and even numbered input signals alternately in the order of input, the reference timing point for outputting an odd numbered input signal is designated as an odd numbered reference timing point, and the reference timing point for outputting an even number is designated as an even numbered reference timing point, said PWM type D/A converter comprising: a first PWM converter receiving said digital input signal for outputting an output signal (A) wherein the timing point when said output signal (A) rises from the low level to the high level is set at the earlier the timing, the larger the value of the odd numbered input signal relative to the odd numbered reference timing point, and the timing point when said output signal (A) falls from the high level to the low level is set at the later the timing, the larger the value of the even numbered input signal relative to the even numbered reference timing point, and wherein the pulse width from the rising point to the falling point of said output signal (A) is determined by the values of the odd numbered input signal and the next even numbered input signal; a second PWM converter receiving said digital input signal for outputting an output signal (C) wherein the timing point when said output signal (C) rises from the low level to the high level is set at the later the timing, the larger the value of the odd numbered input signal relative to the odd numbered reference timing point, and the timing when said output signal (C) falls from the high level to the low level is set at the earlier the timing, the larger the value of the even numbered input signal relative to the even numbered reference timing point, and wherein the pulse width from the rising point to the falling point of said output signal (C) is determined by a complementary values of the values of the odd numbered input signal and the next even numbered input signal; and an analog subtracter for subtracting from each other said output signal (A) from said first PWM converter and said output signal (C) from said second PWM converter to output a difference signal (A-C) or (C-A); wherein an analog signal corresponding to said digital input signal is outputted from said analog subtracter.
References Cited (Backward Citations)
US3624529A
Cited
US4389637A
Cited
US4542371A
Cited
US4591832A
Cited
US4636773A
Cited
JPS63176020A
Cited
JPS63246928A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-04-15 | 1994-10-15 | 1995-04-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-04-15 | 1998-10-15 | 1999-04-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-04-15 | 2002-10-15 | 2003-04-16 | $7700.00 | Window Closed / Lapsed |