US5005072A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Stacked cell design for 16-megabit DRAM array having a pair of interconnected poly layers which enfold a single field plate layer and connect to the cell's storage node junction
Assignee: Micron Technology Inc
•
Filing: 1990-01-29
•
Granted: 1991-04-02
•
Expires: 2010-01-29
Abstract
Abstract A stacked cell design for the 16-megabit generation of DRAMs having a cell capacitor comprising a pair of interconnected doped poly storage-node plate layers which insulatedly enfold a single field plate layer and connect to the cell's storage node junction. This triple-layer stack utilizes separate polycrystalline silicon (poly) layers for the lower storage-node plate and the field plate. These two poly layers are dielectrically-insulated by a first nitride layer, and each is patterned by separate masks. Following the deposition of a second nitride layer and a third poly layer on top of the field plate layer, a channel is etched in a direction parallel to the array column, through to the first nitride layer. A portion of the lower storage-node plate layer is covered only by the first nitride layer in this channel region. The edges of the field plate layer and the edges and upper surface of the third poly layer are then oxidized, and exposed portions of the first nitride layer are then etched away, as is the oxide covering the third poly layer. A fourth poly layer is then deposited on top of the third poly layer, over the oxidized edge of the field-plate layer and on top of a portion of the now-exposed lower storage-node plate, following which the two uppermost poly layers are simultaneously conductively doped. These two uppermost poly layers are then patterned with a photoresist mask and etched to create an upper storage-node plate.
Inventors
- 👤 Fernando Gonzalez
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 15:52
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/318
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
326 words
In a DRAM cell constructed on a silicon substrate, said cell having a capacitor for storing an electrical charge and a field-effect access transistor through which said capacitor may be charged and discharged, said transistor having a first heavily-doped n-type region within said substrate for a storage-node junction and a second heavily-doped n-type region within said substrate for an access-node junction, said capacitor comprising: a conductively--doped polysilicon lower storage-node plate layer having upper and lower surfaces and substantially vertical edges, the lower surface of said lower storage-node plate layer being in electrical communication with said storage-node junction and a portion of the upper surface thereof serving as a tying region; a first non-oxide dielectric layer superjacent said lower storage-node plate layer, said first dielectric layer being coextensive with said lower storage-node plate layer except in said tying region; a conductively-doped polysilicon field plate layer superjacent said first dielectric layer and coextensive therewith, said field plate layer having upper and lower surfaces and a substantially vertical edge adjacent to said tying region, said vertical edge having been oxidized to form a dielectric border along its enter length, said first dielectric layer insulating the lower surface of said field plate layer from the upper surface and vertical edges of said lower storage-node plate layer; a second non-oxide dielectric layer superjacent said field plate layer and said dielectric border, said second dielectric layer being coextensive with said field plate layer and a portion of said dielectric border extending along the entire length of said adjacent vertical edge; and a conductively-doped polysilicon upper storage-node plate/tying layer having upper and lower surfaces, said upper storage-node plate/tying layer being coextensive with said dielectric layer and insulated from the upper surface of said field plate layer by said second dielectric layer, in addition to extending over said dielectric border, being in contact with an edge of said first dielectric layer, and making electrical contact with said tying region of said lower storage-node plate.
Claim 2
Dependent Claim
326 words
In a DRAM cell constructed on a silicon substrate, said cell having a capacitor for storing an electrical charge and a field-effect access transistor through which said capacitor may be charged and discharged, said transistor having a first heavily-doped n-type region within said substrate for a storage-node junction and a second heavily-doped n-type region within said substrate for an access-node junction, said capacitor comprising: a conductively--doped polysilicon lower storage-node plate layer having upper and lower surfaces and substantially vertical edges, the lower surface of said lower storage-node plate layer being in electrical communication with said storage-node junction and a portion of the upper surface thereof serving as a tying region; a first non-oxide dielectric layer superjacent said lower storage-node plate layer, said first dielectric layer being coextensive with said lower storage-node plate layer except in said tying region; a conductively-doped polysilicon field plate layer superjacent said first dielectric layer and coextensive therewith, said field plate layer having upper and lower surfaces and a substantially vertical edge adjacent to said tying region, said vertical edge having been oxidized to form a dielectric border along its enter length, said first dielectric layer insulating the lower surface of said field plate layer from the upper surface and vertical edges of said lower storage-node plate layer; a second non-oxide dielectric layer superjacent said field plate layer and said dielectric border, said second dielectric layer being coextensive with said field plate layer and a portion of said dielectric border extending along the entire length of said adjacent vertical edge; and a conductively-doped polysilicon upper storage-node plate/tying layer having upper and lower surfaces, said upper storage-node plate/tying layer being coextensive with said dielectric layer and insulated from the upper surface of said field plate layer by said second dielectric layer, in addition to extending over said dielectric border, being in contact with an edge of said first dielectric layer, and making electrical contact with said tying region of said lower storage-node plate.
Claim 3
Dependent Claim
17 words
The capacitor of claim 1, wherein said first and second dielectric layers are comprised of silicon nitride.
Claim 4
Dependent Claim
24 words
The capacitor of claim 1, wherein the width of said dielectric border is at least ten times the thickness of said second dielectric layer.
Claim 5
Dependent Claim
59 words
The capacitor of claim 3, wherein the thickness of that portion of said upper storage-node plate/tying layer that is superjacent said second dielectric layer, plus the thickness of the lower storage-node plate layer is greater than the total thickness of polysilicon in the tying region where said upper storage-node plate/tying layer makes contact with said lower storage-node plate layer.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-04-01 | 1994-10-01 | 1995-04-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-04-01 | 1998-10-01 | 1999-04-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-04-01 | 2002-10-01 | 2003-04-02 | $7700.00 | Window Closed / Lapsed |