US4997778A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for forming a self-aligned FET having a T-shaped gate structure
Assignee: Electronics and Telecommunications Research Institute
•
Filing: 1989-09-05
•
Granted: 1991-03-05
•
Expires: 2009-09-05
Abstract
Abstract A process for formation of a GaAs MESFET for use in digital IC and MMIC is disclosed, the MESFET having a high operating speed and low noise characteristics. A multilayer resist comprising a nitride film, a photo resist, a titanium deposition layer, and a SiO layer made by SOG (spin-on-glass) is formed, and a gate which is formed in the length of 0.7-1 μm by applying the photo transfer method is transcribed in the length of 0.3-0.5 μm. The pattern of the gate is transcribed by etching it down to GaAs, and the place for the positioning of the T-shaped gate is defined by depositing tungsten silicide and by side-etching the photo resist. The T-shaped gate is manufactured by electroplating gold, and by lifting off the rest of the portions. The source and drain are then formed in a self-aligned manner by ion-implanting to a high concentration, and then a heat treatment is carried out to make active. A resistant contact is then formed by applying the photo transfer method and an etching, and is completed by depositing AuGe/Ni and by carrying out an alloy-treatment. A conventional metallization is then performed to complete the self-aligned gaAs MESFET having a T-shaped gate.
Inventors
- 👤 Kyunhwan Sim
- 👤 Yungkyu Choi
- 👤 Chunuk Yang
- 👤 Chinhee Lee
- 👤 Chinyung Kang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:56
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/061; H10D30/0612; H10D30/0616; H10D30/021; H10D30/0223; H10D30/0227; H10D64/00; H10D64/01; H10D64/012; H10D64/0124; H10D64/0125; H10D64/20; H10D64/23; H10D64/251; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/013; H10P; H10P32/00; H10P32/30; H10P32/302; H10P95/00; H10P95/90; Y; Y10; Y10S; Y10S148/00; Y10S148/10; Y10S438/00; Y10S438/942; Y10S438/948; Y10S438/951
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
368 words
A method for producing a self-aligned field effect transistor having an active layer in a substrate, a T-shaped gate electrode having a predetermined gate length over a portion of said active layer, a source contact region and a drain contact region in said substrate on either side of said T-shaped gate, said method comprising: providing a substrate having an active layer therein; depositing in turn an insulating layer and a metal layer; forming a first resist layer over said substrate: depositing an insulating layer for masking on the first resist layer; forming a second resist layer over said insulating layer; depositing a doped oxide layer on the second resist layer; forming a third resist layer over the doped oxide layer; forming a patterned first masking layer over said third resist layer; etching said second layer using said patterned masking layer as a mask to leave a portion of said second resist layer in the form of a dummy gate having said predetermined gate length over said active layer; depositing a second masking layer over portions of said first resist layer not covered by said second resist layer and over said second resist layer; etching said second resist layer to remove said dummy gate and said second masking layer overlying said dummy gate; etching said first resist layer using said second masking layer as a mask and exposing a portion of said active layer corresponding to said predetermined gate length; depositing conductive material over said portion of said active layer corresponding to said predetermined gate length; etching side portions of said first resist layer using said second masking layer as a mask to leave portions of said second masking layer overhanging an opening in said first resist layer; forming a T-shaped gate by gold-plating conductive material with an electrode; etching away said first resist layer; doping said substrate using said T-shaped gate as a mask to form said source contact region and said drain contact region; depositing and treating by heat AuGe/Ni to make source and drain ohmic contact and depositing a doped oxide insulating layer to cover over the substrate; and opening a contact window and, after depositing the metal layer, producing an interconnection metal line by etching.
Claim 2
Independent Claim
368 words
A method for producing a self-aligned field effect transistor having an active layer in a substrate, a T-shaped gate electrode having a predetermined gate length over a portion of said active layer, a source contact region and a drain contact region in said substrate on either side of said T-shaped gate, said method comprising: providing a substrate having an active layer therein; depositing in turn an insulating layer and a metal layer; forming a first resist layer over said substrate: depositing an insulating layer for masking on the first resist layer; forming a second resist layer over said insulating layer; depositing a doped oxide layer on the second resist layer; forming a third resist layer over the doped oxide layer; forming a patterned first masking layer over said third resist layer; etching said second layer using said patterned masking layer as a mask to leave a portion of said second resist layer in the form of a dummy gate having said predetermined gate length over said active layer; depositing a second masking layer over portions of said first resist layer not covered by said second resist layer and over said second resist layer; etching said second resist layer to remove said dummy gate and said second masking layer overlying said dummy gate; etching said first resist layer using said second masking layer as a mask and exposing a portion of said active layer corresponding to said predetermined gate length; depositing conductive material over said portion of said active layer corresponding to said predetermined gate length; etching side portions of said first resist layer using said second masking layer as a mask to leave portions of said second masking layer overhanging an opening in said first resist layer; forming a T-shaped gate by gold-plating conductive material with an electrode; etching away said first resist layer; doping said substrate using said T-shaped gate as a mask to form said source contact region and said drain contact region; depositing and treating by heat AuGe/Ni to make source and drain ohmic contact and depositing a doped oxide insulating layer to cover over the substrate; and opening a contact window and, after depositing the metal layer, producing an interconnection metal line by etching.
Claim 3
Dependent Claim
19 words
A method according to claim 1, wherein said dummy gate has a gate length of 0.3 to 0.5 microns.
Claim 4
Dependent Claim
41 words
A method according to claim 1, wherein an insulating layer is provided between said first and second resist layers and an exposed portion of said insulating layer is etched after removing said dummy gate and before etching said first resist layer.
Claim 5
Dependent Claim
29 words
A method according to claim 3, further comprising depositing a metal layer that acts as a mask to protect the substrate before the side-etching of the first resist layer.
Claim 6
Dependent Claim
31 words
A method according to claim 1, wherein the second resist layer is side-etched using a mixed gas of SF 6 and oxygen to transfer the gate in the form of submicron.
Claim 7
Dependent Claim
32 words
A method according to claim 1, wherein a doped oxide layer is SOG and is between the second resist layer and third resist layer, the third resist layer forming an upper pattern.
Claim 8
Dependent Claim
25 words
A method according to claim 1, wherein the first resist layer is etched with a mixed gas of oxygen and C 2 ClF 5 .
Claim 9
Dependent Claim
22 words
A method according to claim 1, wherein the first resist layer is side etched to limit the form of the T-shaped gate.
References Cited (Backward Citations)
US4561169A
Cited
US4536942A
Cited
US4551905A
Cited
US4599790A
Cited
US4728621A
Cited
US4808545A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-03-04 | 1994-09-03 | 1995-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-03-04 | 1998-09-03 | 1999-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-03-04 | 2002-09-03 | 2003-03-05 | $7700.00 | Window Closed / Lapsed |