US4990914A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for interpolative A/D conversion
Assignee: Siemens AG
•
Filing: 1988-03-29
•
Granted: 1991-02-05
•
Expires: 2008-03-29
Abstract
Abstract A method for A/D conversion, which includes integrating by analog apparatus, amplifying and subsequently quantizing an analog input signal for producing a quantized signal having n bits, wherein n>1, and feeding back the quantized signal to the input signal. The improvement includes integrating digitally the quantized signal by an arrangement of periodic digital summation, converting the quantized signal into an analog signal, and feeding back the analog signal to the input signal. An apparatus for carrying out the method is also disclosed.
Inventors
- 👤 Charles H. Giancarlo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 22:43
CPC Classifications
H; H04; H04B; H04B14/00; H04B14/02; H04B14/06
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
134 words
A method using a delta modulator for converting an analog input signal to a digital output signal, comprising the steps of: (a) forming in an analog summing circuit an analog difference signal between said analog input signal and an analog estimate signal of said analog input signal; (b) integrating and amplifying in an analog integrator said analog difference signal, forming an analog integrated difference signal; (c) quantizing in a quantizer said analog integrated difference signal, forming a digital quantized signal having a bit width equal to n; (d) summing said digital quantized signal in a digital summation register having a bit width equal to N, wherein N>n, forming a digital estimate of said analog input signal; (e) converting in a digital-to-analog converter said digital estimate to form said analog estimate of said input signal.
Claim 2
Independent Claim
134 words
A method using a delta modulator for converting an analog input signal to a digital output signal, comprising the steps of: (a) forming in an analog summing circuit an analog difference signal between said analog input signal and an analog estimate signal of said analog input signal; (b) integrating and amplifying in an analog integrator said analog difference signal, forming an analog integrated difference signal; (c) quantizing in a quantizer said analog integrated difference signal, forming a digital quantized signal having a bit width equal to n; (d) summing said digital quantized signal in a digital summation register having a bit width equal to N, wherein N>n, forming a digital estimate of said analog input signal; (e) converting in a digital-to-analog converter said digital estimate to form said analog estimate of said input signal.
Claim 3
Dependent Claim
133 words
A delta modulator for converting an analog input signal to a digital output signal, comprising: (a) an analog summing circuit for forming an analog difference signal between the analog input signal and an analog estimate signal of said analog input signal; (b) an analog integrator for integrating and amplifying said analog difference signal, forming an analog integrated difference signal; (c) a quantizer for quantizing said analog integrated difference signal, forming a digital quantized signal of quantizing steps having a bit width equal to n; (d) a digital summation register having a bit width equal to N, wherein N is greater than n, for receiving said digital quantized signal and forming a digital estimate of said analog input signal; (e) a digital-to-analog converter for converting said digital estimate to form said analog estimate signal.
Claim 4
Dependent Claim
133 words
A delta modulator for converting an analog input signal to a digital output signal, comprising: (a) an analog summing circuit for forming an analog difference signal between the analog input signal and an analog estimate signal of said analog input signal; (b) an analog integrator for integrating and amplifying said analog difference signal, forming an analog integrated difference signal; (c) a quantizer for quantizing said analog integrated difference signal, forming a digital quantized signal of quantizing steps having a bit width equal to n; (d) a digital summation register having a bit width equal to N, wherein N is greater than n, for receiving said digital quantized signal and forming a digital estimate of said analog input signal; (e) a digital-to-analog converter for converting said digital estimate to form said analog estimate signal.
Claim 5
Dependent Claim
17 words
Apparatus according to claim 2 wherein said quantizer includes an n bit wide parallel operating analog-to-digital converter.
Claim 6
Dependent Claim
14 words
Apparatus according to claim 2 wherein said quantizing steps of said quantizer are companded.
Claim 7
Dependent Claim
12 words
Apparatus according to claim 2, wherein said quantizing steps are binarily weighted.
Claim 8
Dependent Claim
13 words
Apparatus according to claim 2, wherein said summation register includes an up/down counter.
Claim 9
Dependent Claim
12 words
Apparatus according to claim 2, wherein said quantizing steps are linearly weighted.
Claim 10
Dependent Claim
29 words
Apparatus according to claim 2, wherein said digital summation register includes a full adder having two summing inputs and an output connected back to one of said summing inputs.
Claim 11
Dependent Claim
22 words
Apparatus according to claim 2, wherein said analog integrator includes an operational amplifier having a feedback including a series-connected resistor and capacitor.
Claim 12
Dependent Claim
39 words
Apparatus according to claim 9, wherein said analog integrator has a time constant in the range of ±20 percent of a scanning period, and said scanning period is in a range from 1/100 000 to 1/(2×10 6 ) seconds.
Claim 13
Dependent Claim
53 words
Apparatus according to claim 2, wherein said quantizer includes a sign comparator and a plurality of bipolar comparators having binarily weighted reference voltages, said plurality is in a range from 7 to 10, and said summation register has a bit width in a range from 9 to 13 bits and a sign bit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-02-04 | 1994-08-06 | 1995-02-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-02-04 | 1998-08-06 | 1999-02-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-02-04 | 2002-08-06 | 2003-02-05 | $7700.00 | Window Closed / Lapsed |