← Back to Patent Explorer
US4982191A Expired / Lapsed US ⏱️ 0.0 years remaining

Clamping apparatus and gain control apparatus

Assignee: Panasonic Holdings Corp
•
Filing: 1990-03-22
•
Granted: 1991-01-01
•
Expires: 2010-03-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In converting an analog signal to a digital signal, a clamping apparatus is capable of adjusting the DC level of the analog signal to a predetermined value, and a gain control apparatus is capable of adjusting the amplitude of the analog signal to a predetermined value. Each of such clamping apparatus and gain control apparatus is adapted for use particularly in digitizing a video signal and comprises: a detection circuit for detecting the DC level or the amplitude of the signal digitized by an analog-digital converter; a signal conversion circuit for outputting, in accordance with the detection signal, a three-state signal indicative of a high voltage, a lower voltage or a high impedance; an integrator for integrating such three-state signal; and a feedback loop for controlling, by the integrated signal, the analog signal to be inputted to the analog-digital converter.

Inventors

  • 👤 Haruo Ohta

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 16:04
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/124; H03M1/129; H03M1/1295; H03M1/18; H03M1/181

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 121 words
A clamping apparatus comprising: analog-digital conversion means for converting an analog signal to a digital signal; DC error control means for detecting a DC error from the digital signal of said analog-digital conversion means and outputting a control signal corresponding to the detected DC error; signal conversion means for outputting a high voltage, a low voltage or a high impedance in accordance with said control signal; integrating means for integrating the output of said signal conversion means; and voltage adding means for adding a DC voltage to an input analog signal in accordance with an integrated output of said integrating means and thereby producing, from the result of such addition, an analog signal to be inputted to said analog-digital conversion means.
Claim 2
Dependent Claim 121 words
A clamping apparatus comprising: analog-digital conversion means for converting an analog signal to a digital signal; DC error control means for detecting a DC error from the digital signal of said analog-digital conversion means and outputting a control signal corresponding to the detected DC error; signal conversion means for outputting a high voltage, a low voltage or a high impedance in accordance with said control signal; integrating means for integrating the output of said signal conversion means; and voltage adding means for adding a DC voltage to an input analog signal in accordance with an integrated output of said integrating means and thereby producing, from the result of such addition, an analog signal to be inputted to said analog-digital conversion means.
Claim 3
Dependent Claim 52 words
An apparatus according to claim 1, wherein said signal conversion means outputs a high voltage or a low voltage in conformity with the sign of said control signal during a period proportional to the absolute value of the amplitude of said control signal, or outputs a high impedance during an other period.
Claim 4
Dependent Claim 59 words
An apparatus according to claim 1, wherein said DC error control means comprises: DC error detection means for producing an error signal by detecting the DC error of the output signal of said analog-digital conversion means; and variable coefficient means for multiplying the error signal by a coefficient corresponding to said error signal and thereby producing the control signal.
Claim 5
Dependent Claim 55 words
An apparatus according to claim 1, wherein said DC error control means comprises: DC error detection means for producing an error signal by detecting the DC error of the output signal of said analog-digital conversion means; and low-pass filter means for producing the control signal by passing therethrough a low-frequency component of said error signal.
Claim 6
Dependent Claim 75 words
An apparatus according to claim 1, wherein said DC error control means comprises DC error detection means for producing an error signal by detecting the DC error of the output signal of said analog-digital conversion means; variable coefficient means for multiplying the error signal by a coefficient corresponding to said error signal; and low-pass filter means for producing the control signal by passing therethrough a low-frequency component of an output of said variable coefficient means.
Claim 7
Dependent Claim 110 words
A gain control apparatus comprising: analog-digital conversion means for converting an analog signal to a digital signal; amplitude error control signal for detecting an amplitude error from the output digital signal of said analog-digital conversion means and outputting a control signal corresponding to the detected amplitude error; signal conversion means for outputting a high voltage, a low voltage or a high impedance in accordance with said control signal; integrating means for integrating the output of said signal conversion means; and variable gain amplifying means for amplifying an input analog signal in accordance with an integrated output of said integrating means and inputting the amplified signal to said analog-digital conversion means.
Claim 8
Dependent Claim 110 words
A gain control apparatus comprising: analog-digital conversion means for converting an analog signal to a digital signal; amplitude error control signal for detecting an amplitude error from the output digital signal of said analog-digital conversion means and outputting a control signal corresponding to the detected amplitude error; signal conversion means for outputting a high voltage, a low voltage or a high impedance in accordance with said control signal; integrating means for integrating the output of said signal conversion means; and variable gain amplifying means for amplifying an input analog signal in accordance with an integrated output of said integrating means and inputting the amplified signal to said analog-digital conversion means.
Claim 9
Dependent Claim 52 words
An apparatus according to claim 6, wherein said signal conversion means outputs a high voltage or a low voltage in conformity with the sign of said control signal during a period proportional to the absolute value of the amplitude of said control signal, or outputs a high impedance during any other period.
Claim 10
Dependent Claim 59 words
An apparatus according to claim 6, wherein said amplitude error control means comprises: amplitude error detection means for producing an error signal by detecting the amplitude error of the output signal of said analog-digital conversion means; and variable coefficient means for multiplying the error signal by a coefficient corresponding to said error signal and thereby producing the control signal.
Claim 11
Dependent Claim 55 words
An apparatus according to claim 6, wherein said amplitude error control means comprises: amplitude error detection means for producing an error signal by detecting the amplitude error of the output signal of said analog-digital conversion means; and low-pass filter means for producing the control signal by passing therethrough a low-frequency component of said error signal.
Claim 12
Dependent Claim 75 words
An apparatus according to claim 6, wherein said amplitude error control means comprises: amplitude error detection means for producing an error signal by detecting the amplitude error of the output signal of said analog-digital conversion means; variable coefficient means for multiplying the error signal by a coefficient corresponding to the error signal; and low-pass filter means for producing the control signal by passing therethrough a low-frequency component of an output of said variable coefficient means.

References Cited (Backward Citations)

US3882488A Cited
JPS6016769A Cited
US4584558A Cited
US4590459A Cited
US4903023A Cited
JPS63164767A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-12-31 1994-07-02 1995-01-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-12-31 1998-07-02 1999-01-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-12-31 2002-07-02 2003-01-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag