§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4982116A Expired / Lapsed US ⏱️ 0.0 years remaining

Clock selection circuit

Assignee: Analog Devices International ULC
•
Filing: 1989-12-26
•
Granted: 1991-01-01
•
Expires: 2009-12-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A clock selection circuit having a single input terminal for receiving an external clock signal and including logic means for selectively passing an external clock signal and an internal clock signal to an output. A clock detector is connected to the input terminal for generating a voltage in response to an external clock signal. The generated voltage is utilized in controlling the logic circuitry in selectively passing the external clock signal or the internal clock signal. In a preferred embodiment, the logic circuitry includes a first two input NAND gate, a second two input NAND gate, and a third two input NAND gate. One input of the first NAND gate receives the external clock signal, and one input to the second NAND gate receive sthe internal clock. The two outputs of the first and second NAND gates are connected to the inputs of the third NAND gate. The output from the clock detector is connected to the other input of the first NAND gate and is connected through an inverter to the other input of the second NAND gate.

Inventors

  • 👤 Minru Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 16:52
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/08

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 116 words
A clock selection circuit comprising a terminal for receiving an external clock signal, an output, a clock signal detector connected to said terminal and generating a voltage in response to the presence of an external clock signal, an internal clock generator for generating an internal clock signal, and logic means connected to said terminal for receiving an external clock signal, connected to said internal clock generator for receiving said internal clock signal, and connected to receive the voltage from said clock signal detector and controlled thereby to automatically switch to said internal clock signal from said internal clock generator upon said voltage reaching a predetermined logic state or a received external clock signal to said output.
Claim 2
Dependent Claim 116 words
A clock selection circuit comprising a terminal for receiving an external clock signal, an output, a clock signal detector connected to said terminal and generating a voltage in response to the presence of an external clock signal, an internal clock generator for generating an internal clock signal, and logic means connected to said terminal for receiving an external clock signal, connected to said internal clock generator for receiving said internal clock signal, and connected to receive the voltage from said clock signal detector and controlled thereby to automatically switch to said internal clock signal from said internal clock generator upon said voltage reaching a predetermined logic state or a received external clock signal to said output.
Claim 3
Dependent Claim 96 words
The clock selection circuit as defined by claim 1 wherein said logic means includes a first NAND gate, a second NAND gate, and a third NAND gate, means connecting said external clock signal to one input of said first NAND gate, means connecting said internal clock signal to one input of said second NAND gate, means connecting outputs of said first and second NAND gates to inputs of said third NAND gate, and means connecting said clock signal detector to an input of said first NAND gate and to an input of said second NAND gate.
Claim 4
Dependent Claim 31 words
The clock selection circuit as defined by claim 2 wherein said internal clock generator includes a disable terminal, and further including means connecting said clock signal detector to said disable terminal.
Claim 5
Dependent Claim 53 words
The clock selection circuit as defined by claim 2 wherein said clock signal detector includes a non-overlapping clock generator for generating two non-overlapping signals in response to an external clock signal, charge storage means, means connected to said charge storage means responsive to said two non-overlapping signals for discharging said charge storage means.
Claim 6
Dependent Claim 37 words
The clock selection circuit as defined by claim 4 and further including an inverter connected to said charge storage means for inverting a voltage stored thereon, said inverter reconnected to the output of said clock signal detector.

References Cited (Backward Citations)

US4365174A Cited
US4886983A Cited
US4553054A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-12-31 1994-07-02 1995-01-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-12-31 1998-07-02 1999-01-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-12-31 2002-07-02 2003-01-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag