US4975932A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Shift register and shift register system with controllable transfer stages
Assignee: Panasonic Holdings Corp
•
Filing: 1988-12-27
•
Granted: 1990-12-04
•
Expires: 2008-12-27
Abstract
Abstract Through the step number control transfer gate activated by the step number control signal, the input data is sent into a specific transfer step of the shift register, and the data transferred from the specific transfer step is delivered from the output step. By selecting an arbitrary step number control transfer gate, the input transfer step is varied without changing the output step to change to an arbitrary data delay length. Therefore, only by increasing the driving capacity of the driver of the input data, a shift register short in delay time, small in increase of integration area, and low in power consumption will be obtained.
Inventors
- 👤 Junko Matsushima
- 👤 Tsuoshi Shiragasawa
- 👤 Hironori Akamatsu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 23:19
CPC Classifications
G; G11; G11C; G11C19/00; G11C19/28
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
197 words
A shift register comprising: a data transfer portion comprising plural series of transfer steps in which transfer stop gates are respectively located at output portions of individual transfer steps; a control circuit for controlling at least one step number control signal; and a plurality of step number control transfer gates being controlled in opening and closing by said at least one step number control signal, and respectively connected to said individual transfer steps of said data transfer portions; wherein a specific step number control transfer gate is opened by at least one step number control signal from said control circuit and a transfer stop gate disposed in a front transfer step of a specific transfer step connected to said opened specific step number control transfer gate is closed by said step number control signal simultaneously; whereby input data is entered into said specific transfer step, and output data from said front transfer step of said specific transfer step is stopped, so that said input data is transferred from said specific transfer step to an output portion of said data transfer portion and is delivered from said output portion of said data transfer part with a delayed time.
Claim 2
Dependent Claim
197 words
A shift register comprising: a data transfer portion comprising plural series of transfer steps in which transfer stop gates are respectively located at output portions of individual transfer steps; a control circuit for controlling at least one step number control signal; and a plurality of step number control transfer gates being controlled in opening and closing by said at least one step number control signal, and respectively connected to said individual transfer steps of said data transfer portions; wherein a specific step number control transfer gate is opened by at least one step number control signal from said control circuit and a transfer stop gate disposed in a front transfer step of a specific transfer step connected to said opened specific step number control transfer gate is closed by said step number control signal simultaneously; whereby input data is entered into said specific transfer step, and output data from said front transfer step of said specific transfer step is stopped, so that said input data is transferred from said specific transfer step to an output portion of said data transfer portion and is delivered from said output portion of said data transfer part with a delayed time.
Claim 3
Dependent Claim
25 words
A shift register according to claim 1, wherein a driver means is provided for feeding input data into said specific step number control transfer gate.
Claim 4
Dependent Claim
262 words
A shift register system comprising first and second shift registers, each of said shift registers comprising: a data transfer portion comprising plural series of transfer steps in which transfer stop gates are respectively located at output portions of individual transfer steps; a control circuit for controlling at least one step number control signal; and a plurality of step number control transfer gates being controlled in opening and closing by said at least one step number control signal, and respectively connected to said individual transfer steps of said data transfer portions; wherein a specific step number control transfer gate is opened by at least one step number control signal from said control circuit and a transfer stop gate disposed in a front transfer step of a specific transfer step connected to said opened specific step number control transfer gate is closed by said step number control signal simultaneously; whereby input data is entered into said specific transfer step, and output data from said front transfer step of said specific transfer step is stopped, so that said input data is transferred from said specific transfer step to an output portion of said data transfer portion and is delivered from said output portion of said data transfer part with a delayed time; wherein output data from said first shift register is fed to said second shift register as input data, whereby said input data is output from an output portion of said second shift register with an accumlated delay time equal to the sum of said delayed times of said first and second shift registers.
Claim 5
Dependent Claim
262 words
A shift register system comprising first and second shift registers, each of said shift registers comprising: a data transfer portion comprising plural series of transfer steps in which transfer stop gates are respectively located at output portions of individual transfer steps; a control circuit for controlling at least one step number control signal; and a plurality of step number control transfer gates being controlled in opening and closing by said at least one step number control signal, and respectively connected to said individual transfer steps of said data transfer portions; wherein a specific step number control transfer gate is opened by at least one step number control signal from said control circuit and a transfer stop gate disposed in a front transfer step of a specific transfer step connected to said opened specific step number control transfer gate is closed by said step number control signal simultaneously; whereby input data is entered into said specific transfer step, and output data from said front transfer step of said specific transfer step is stopped, so that said input data is transferred from said specific transfer step to an output portion of said data transfer portion and is delivered from said output portion of said data transfer part with a delayed time; wherein output data from said first shift register is fed to said second shift register as input data, whereby said input data is output from an output portion of said second shift register with an accumlated delay time equal to the sum of said delayed times of said first and second shift registers.
Claim 6
Dependent Claim
64 words
A shift register system according to claim 3, wherein said input data comprises a picture signal and wherein corrected data of said picture signal is obtained as an output data of said shift register system with said delayed time of said first shift register corresponding to a horizontal trimming and a delayed time of said second shift register corresponding to a horizontal movement correction.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-12-03 | 1994-06-04 | 1994-12-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-12-03 | 1998-06-04 | 1998-12-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-12-03 | 2002-06-04 | 2002-12-04 | $7700.00 | Window Closed / Lapsed |