US4964078A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Combined multiple memories
Assignee: Motorola Solutions Inc
•
Filing: 1989-05-16
•
Granted: 1990-10-16
•
Expires: 2009-05-16
Abstract
Abstract A combined multiple memory array is disclosed which includes at least two differing types of memory arrays located next to and aligned to one another. The individual memory cells of the differing memory arrays are designed wherein the x pitches may vary in order to allow the y pitches to be substantially equal. A common set of row decoders provide common wordline decoding to the differing memory arrays. The memory arrays need not have the same number of words or bits to share the common row decoders. The column decoders may be separate for each array to account for different word sizes. A common set of column decoders is possible with equal word lengths from each array. A significant savings in silicon area may be saved by combining the multiple arrays.
Inventors
- 👤 Jaswinder S. Jandu
- 👤 Trevor S. Smith
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 07:36
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/06; G11C11/00; G11C11/005
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
176 words
A monolithically integrated memory system, comprising: first means coupled for receiving an address and having a plurality of outputs for providing a plurality of digital words wherein only one of said plurality of outputs is active at any given time; second means having a plurality of cells for storing digital information and coupled for receiving at least one of said plurality of digital words provided at said plurality of outputs of said first means, each of said plurality of cells having an x and a y pitch; and third means coupled to said first means and having a plurality of cells for storing digital information in a manner different from said second means, said third means being spaced and aligned with respect to said second means, each of said plurality of cells having an x and a y pitch, wherein the x pitch is different than the x pitch of said plurality of cells of said second means while the y pitch of said plurality of cells of said second and third means are substantially equal.
Claim 2
Dependent Claim
176 words
A monolithically integrated memory system, comprising: first means coupled for receiving an address and having a plurality of outputs for providing a plurality of digital words wherein only one of said plurality of outputs is active at any given time; second means having a plurality of cells for storing digital information and coupled for receiving at least one of said plurality of digital words provided at said plurality of outputs of said first means, each of said plurality of cells having an x and a y pitch; and third means coupled to said first means and having a plurality of cells for storing digital information in a manner different from said second means, said third means being spaced and aligned with respect to said second means, each of said plurality of cells having an x and a y pitch, wherein the x pitch is different than the x pitch of said plurality of cells of said second means while the y pitch of said plurality of cells of said second and third means are substantially equal.
Claim 3
Dependent Claim
108 words
The monolithically integrated memory system according to claim 1 further comprising a fourth means coupled to said first means being spaced and aligned with respect to said third means for storing digital information in a manner different from said second and third means and having a plurality of cells, each of said cells having an x and a y pitch, wherein the x pitch of said cells is not equal to the x pitch of said cells of said second and third means, and the y pitch of said cells of said fourth means is substantially equal to the y pitch of said cells of said first means.
Claim 4
Dependent Claim
128 words
The monolithically integrated memory system according to claim 2 further comprising: a first column decoder having a plurality of decoder cells coupled to said second means, each of said decoder cells having at least one bit line coupled to at least one of the cells of said second means, said decoder cells having an x pitch substantially equal to the x pitch of the cells of said second means; and a second column decoder having a plurality of decoder cells coupled to said third means, each of said decoder cells having at least one bit line coupled to at least one of the cells of said third means, said decoder cells having an x pitch substantially equal to the x pitch of the cells of said third means;
Claim 5
Dependent Claim
54 words
The monolithically integrated memory system according to claim 2 further comprising: a multiplexer coupled to said second and third means for selectively receiving the digital information stored in said second and third means; and a column decoder coupled to the multiplexer for receiving the selected digital information and further selecting the desired digital information.
Claim 6
Dependent Claim
163 words
A monolithic integrated circuit comprising: a row decoder having a plurality of decoder cells, each of said decoder cells having a y pitch and having at least one word line; a RAM array coupled to said row decoder and having a plurality of RAM cells, each of said RAM cells being selected by at least one of said word lines, and each of said RAM cells having an x and a y pitch wherein said RAM cells are laid out to have the same y pitch as said decoder cells; and a ROM array coupled to said row decoder located substantially near said RAM array having a plurality of ROM cells, said plurality of ROM cells being selected by at least one of said word lines, each of said ROM cells having an x and a y pitch wherein said ROM cells are laid out in a manner such that the y pitch is equal to the y pitch of said RAM cells.
Claim 7
Dependent Claim
163 words
A monolithic integrated circuit comprising: a row decoder having a plurality of decoder cells, each of said decoder cells having a y pitch and having at least one word line; a RAM array coupled to said row decoder and having a plurality of RAM cells, each of said RAM cells being selected by at least one of said word lines, and each of said RAM cells having an x and a y pitch wherein said RAM cells are laid out to have the same y pitch as said decoder cells; and a ROM array coupled to said row decoder located substantially near said RAM array having a plurality of ROM cells, said plurality of ROM cells being selected by at least one of said word lines, each of said ROM cells having an x and a y pitch wherein said ROM cells are laid out in a manner such that the y pitch is equal to the y pitch of said RAM cells.
Claim 8
Dependent Claim
65 words
The monolithic integrated circuit according to claim 5 further comprising: an EPROM array coupled to said row decoder having a plurality of EPROM cells, each of said EPROM cells being selected by at least one of said word lines, each of said EPROM cells having an x and a y pitch wherein the y pitch is equal to the y pitch of said decoder cells.
Claim 9
Dependent Claim
56 words
The monolithically integrated circuit according to claim 6 further comprising a column decoder having a plurality of decoder cells, each of said decoder cells having at least one bit line coupled to at least one of said EPROM cells, said decoder cells having an x pitch substantially equal to the x pitch of said EPROM cells.
Claim 10
Dependent Claim
16 words
The monolithic integrated circuit according to claim 6 wherein said EPROM array is an EERPROM array.
Claim 11
Dependent Claim
18 words
The monolitic integrated circuit according to claim 5 wherein said ROM array is an electrically alterable memory array.
Claim 12
Dependent Claim
105 words
The monolithic integrated circuit according to claim 5 further comprising: a first column decoder having a plurality of decoder cells, each of said decoder cells having at least one bit line coupled to at least one of said RAM cells, said decoder cells having an x pitch substantially equal to the x pitch of said RAM cells; and a second column decoder having a plurality of decoder cells, each of said decoder cells having at least one bit line coupled to at least one of said ROM cells, said decoder cells having an x pitch substantially equal to the x pitch of said ROM cells.
Claim 13
Independent Claim
160 words
A method of providing the layout of a combined memory system having a decoder and first and second memory arrays, said decoder having a plurality of cells having an x and y pitch, each of said first and second memory arrays having a plurality of memory cells having an x and y pitch, the method comprising: laying out one of said first and second memory arrays having memory cells requiring the largest area; laying out the other one of said first and second memory arrays such that said plurality of memory cells thereof are pitched matched in the y direction to said plurality of memory cells of said one of said first and second memory arrays; laying out said decoder wherein said plurality of cells thereof are pitched matched to said plurality of memory cells of said one of said first and second memory arrays in the y direction; and coupling said decoder to said first and second memory arrays.
Claim 14
Independent Claim
160 words
A method of providing the layout of a combined memory system having a decoder and first and second memory arrays, said decoder having a plurality of cells having an x and y pitch, each of said first and second memory arrays having a plurality of memory cells having an x and y pitch, the method comprising: laying out one of said first and second memory arrays having memory cells requiring the largest area; laying out the other one of said first and second memory arrays such that said plurality of memory cells thereof are pitched matched in the y direction to said plurality of memory cells of said one of said first and second memory arrays; laying out said decoder wherein said plurality of cells thereof are pitched matched to said plurality of memory cells of said one of said first and second memory arrays in the y direction; and coupling said decoder to said first and second memory arrays.
Claim 15
Dependent Claim
30 words
The method according to claim 11 wherein the cells of said decoder and the memory cells of the first and second memory arrays are pitched matched in the x direction.
References Cited (Backward Citations)
US4402065A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-10-15 | 1994-04-16 | 1994-10-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-10-15 | 1998-04-16 | 1998-10-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-10-15 | 2002-04-16 | 2002-10-16 | $7700.00 | Window Closed / Lapsed |