US4958312A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital multiplier circuit and a digital multiplier-accumulator circuit which preloads and accumulates subresults
Assignee: LSI Corp
•
Filing: 1987-11-09
•
Granted: 1990-09-18
•
Expires: 2007-11-09
Abstract
Abstract Disclosed is a digital multiplier-accumulator circuit utilizing a carry save adder tree, pipeline register and carry select adder. Also disclosed is a digital multiplier circuit including a carry save adder tree and a pipeline register.
Inventors
- 👤 Peng-Huat Ang
- 👤 Charles C. Stearns
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 21:20
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/60; G06F7/38; G06F7/48; G06F7/52; G06F7/523; G06F7/53; G06F7/5318; G06F7/544; G06F7/5443; G21; G21C; G21C7/00; G21C7/06; G21C7/08; G21C7/12; G06F2207/00; G06F2207/38; G06F2207/3804; G06F2207/386; G06F2207/3884; G06F7/533; G06F7/5334; G06F7/5336; G06F7/5338; Y; Y02; Y02E; Y02E30/00; Y02E30/30
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
195 words
A digital multiplier-accumulator circuit comprising: first and second input registers, each having an input and an output; a carry save adder tree circuit having a first input circuit connected to the output of said first and second input registers, a second input circuit, and an output circuit; a pipeline register having an input circuit and an output circuit; first circuit means having a first input connected to the output circuit of said carry save adder tree and an output connected to the input circuit of said pipeline register; second circuit means connecting the output circuit of said pipeline register to the second input circuit of said carry save adder tree; a second adder circuit having an input circuit and an output circuit; means connecting the output circuit of said pipeline register to the input circuit of said second adder circuit; an accumulator register having an input circuit and an output circuit; means connecting the output circuit of said second adder circuit to the input circuit of said accumulator register; data output terminals for providing output data from said accumulator register; and means connecting the output circuit of said accumulator register to said data output terminals.
Claim 2
Dependent Claim
195 words
A digital multiplier-accumulator circuit comprising: first and second input registers, each having an input and an output; a carry save adder tree circuit having a first input circuit connected to the output of said first and second input registers, a second input circuit, and an output circuit; a pipeline register having an input circuit and an output circuit; first circuit means having a first input connected to the output circuit of said carry save adder tree and an output connected to the input circuit of said pipeline register; second circuit means connecting the output circuit of said pipeline register to the second input circuit of said carry save adder tree; a second adder circuit having an input circuit and an output circuit; means connecting the output circuit of said pipeline register to the input circuit of said second adder circuit; an accumulator register having an input circuit and an output circuit; means connecting the output circuit of said second adder circuit to the input circuit of said accumulator register; data output terminals for providing output data from said accumulator register; and means connecting the output circuit of said accumulator register to said data output terminals.
Claim 3
Dependent Claim
15 words
The circuit of claim 1, wherein said second adder circuit comprises a carry select adder.
Claim 4
Dependent Claim
85 words
The circuit of claim 1, wherein said means connecting the output of said accumulator register to said data output terminals includes means for preventing signals from said accumulator register output circuit from reaching said data output terminals, and wherein said first circuit means includes a second input, and wherein said circuit of claim 1 further includes means connecting said data output terminals to said second input of said first circuit means whereby data may be loaded into said pipeline register from said data output terminals.
Claim 5
Dependent Claim
17 words
The circuit of any of claims 1-3, wherein said carry save adder tree includes data encoding means.
Claim 6
Dependent Claim
19 words
The circuit of claim 4, wherein said data encoding means encodes data according to the modified Booth's encoding algorithm.
Claim 7
Dependent Claim
149 words
A digital multiplier-accumulator circuit comprising: first and second input registers, each having an input and an output; a carry save adder tree circuit having a first input circuit connected to the output of said first and second input registers, and having a second input circuit, and an output circuit; a pipeline register having an input and an output; means connecting the input of said pipeline register to the output circuit of said carry save adder tree; accumulator control logic means having an input connected to the output of said pipeline register, and having an output connected to said second input circuit of said carry save adder tree; a second adder circuit having an input connected to the output of said pipeline register, and having an output; an accumulator register having an input connected to the output of said second adder circuit, and having an output for providing output data.
Claim 8
Dependent Claim
149 words
A digital multiplier-accumulator circuit comprising: first and second input registers, each having an input and an output; a carry save adder tree circuit having a first input circuit connected to the output of said first and second input registers, and having a second input circuit, and an output circuit; a pipeline register having an input and an output; means connecting the input of said pipeline register to the output circuit of said carry save adder tree; accumulator control logic means having an input connected to the output of said pipeline register, and having an output connected to said second input circuit of said carry save adder tree; a second adder circuit having an input connected to the output of said pipeline register, and having an output; an accumulator register having an input connected to the output of said second adder circuit, and having an output for providing output data.
Claim 9
Dependent Claim
15 words
The circuit of claim 6, wherein said second adder circuit comprises a carry select adder.
Claim 10
Dependent Claim
17 words
The circuit of claim 6 or 7, wherein said carry save adder tree includes data encoding means.
Claim 11
Dependent Claim
19 words
The circuit of claim 8, wherein said data encoding means encodes data according to the modified Booth's encoding algorithm.
References Cited (Backward Citations)
US4215416A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-09-17 | 1994-03-19 | 1994-09-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-09-17 | 1998-03-19 | 1998-09-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-09-17 | 2002-03-19 | 2002-09-18 | $7700.00 | Window Closed / Lapsed |