US4956766A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Systems for inhibiting errors caused by memory cartridge insertion/removal using an idle loop
Assignee: International Business Machines Corp
•
Filing: 1985-07-25
•
Granted: 1990-09-11
•
Expires: 2005-07-25
Abstract
Abstract A computer system with provision for inserting/removing memory cartridges is improved by inhibiting erroneous operation as a result of noise produced on insertion/removal of a memory cartridge. Removable cartridges are connected/disconnected from a cartridge bus which is distinct from the system bus to which all other components are coupled. A controlled isolation is provided between the two buses. An idler routine ensures that in the absence of operator requested tasks the isolation prevents noise on the cartridge bus from reaching the system bus. When the processor executes an instruction (or only selected instructions) the isolation is disabled so that data/instructions can flow to/from the system and cartridge bus.
Inventors
- 👤 Dhirendra Dhopeshwarkar
- 👤 Scott A. Hightower
- 👤 Mac A. Mathis
- 👤 John W. Mehl
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 17:51
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4081; G06F1/00; G06F1/16; G06F1/18; G06F1/183; G06F11/00
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
170 words
In a computer system arranged to perform tasks initiated at operator request, which system includes a central processor and main memory interconnected by a system bus, and in which at least some of said tasks require additional memory cartridges, a method of inhibiting errors caused by the insertion or removal of a memory cartridge, said method comprising the steps of: (a) providing a cartridge bus to which memory cartridges are connected or disconnected on insertion or removal, (b) providing a controllable isolation between said system bus and said cartridge bus, and (c) providing an idle loop for said central processor, which idle loop does not provide access to said cartridge bus, said idle loop having an exit to a path allowing access to said cartridge bus by said central processor in response to a predetermined condition so that said idle loop is effective to prevent access to said cartridge bus except in response to a said predetermined condition which is present when an operator requests a task to be performed.
Claim 2
Dependent Claim
170 words
In a computer system arranged to perform tasks initiated at operator request, which system includes a central processor and main memory interconnected by a system bus, and in which at least some of said tasks require additional memory cartridges, a method of inhibiting errors caused by the insertion or removal of a memory cartridge, said method comprising the steps of: (a) providing a cartridge bus to which memory cartridges are connected or disconnected on insertion or removal, (b) providing a controllable isolation between said system bus and said cartridge bus, and (c) providing an idle loop for said central processor, which idle loop does not provide access to said cartridge bus, said idle loop having an exit to a path allowing access to said cartridge bus by said central processor in response to a predetermined condition so that said idle loop is effective to prevent access to said cartridge bus except in response to a said predetermined condition which is present when an operator requests a task to be performed.
Claim 3
Dependent Claim
55 words
The method of claim 1 in which said step (c) includes providing an idle loop for said central processor with said exit to a path for disabling said controllable isolation and connecting said cartridge bus and system bus in response to an operator request requiring information contained in one or more of said memory cartridges.
Claim 4
Dependent Claim
65 words
The method of claim 1 in which said computer system further includes a keyboard for entering operator requests and a printer, all connected to said system bus and a ROS feature cartridge and which includes the further steps of: (d) inserting said ROS feature cartridge, and (e) initiating a task at operator request wherein said steps (d) and (e) are effected at mutually exclusive times.
Claim 5
Dependent Claim
63 words
The method of claim 1 in which said computer system further includes a keyboard for entering operator requests and a printer, all connected to said system bus and a RAM cartridge and which includes the further steps of: (d) inserting the RAM cartridge, and (e) initiating a task at operator request wherein said steps (d) and (e) are effected at mutually exclusive times.
Claim 6
Dependent Claim
21 words
The method of claim 1 in which step (c) includes the step of providing a ROS coupled to said system bus.
Claim 7
Dependent Claim
22 words
The method of claim 1 in which step (c) includes the step of providing a memory cartridge coupled to said cartridge bus.
Claim 8
Dependent Claim
181 words
A computer system arranged to perform tasks initiated at operator request, which system includes a central processor and a main memory interconnected by a system bus and in which at least some of said tasks require additional memory cartridges, apparatus for inhibiting errors caused by the insertion or removal of a memory cartridge, said apparatus comprising: (a) a cartridge bus including means for connecting or disconnecting memory cartridges to said cartridge bus on insertion or removal, (b) controllable isolation logic means controlled by said central processor coupled between said system bus and said cartridge bus for isolating said system bus and said cartridge bus except when access is required to said cartridge bus, and (c) limiting means for limiting said central processor to execution on said system bus, said limiting means having an idle loop preventing access by said central processor to said cartridge bus, said idle loop including an exit to a path allowing access by said central processor to said cartridge bus which exit is used under a predetermined condition when said operator requests a task to be performed.
Claim 9
Dependent Claim
181 words
A computer system arranged to perform tasks initiated at operator request, which system includes a central processor and a main memory interconnected by a system bus and in which at least some of said tasks require additional memory cartridges, apparatus for inhibiting errors caused by the insertion or removal of a memory cartridge, said apparatus comprising: (a) a cartridge bus including means for connecting or disconnecting memory cartridges to said cartridge bus on insertion or removal, (b) controllable isolation logic means controlled by said central processor coupled between said system bus and said cartridge bus for isolating said system bus and said cartridge bus except when access is required to said cartridge bus, and (c) limiting means for limiting said central processor to execution on said system bus, said limiting means having an idle loop preventing access by said central processor to said cartridge bus, said idle loop including an exit to a path allowing access by said central processor to said cartridge bus which exit is used under a predetermined condition when said operator requests a task to be performed.
Claim 10
Dependent Claim
21 words
The system of claim 7 in which said limiting means includes program means comprising: a ROS coupled to said system bus.
Claim 11
Dependent Claim
17 words
The system of claim 7 in which said limiting means includes program means comprising a memory cartridge.
Claim 12
Dependent Claim
20 words
The system of claim 7 in which said limiting means includes a ROS feature cartridge coupled to said cartridge bus.
Claim 13
Dependent Claim
19 words
The system of claim 7 in which said limiting means includes a memory cartridge coupled to said cartridge bus.
References Cited (Backward Citations)
US3548176A
Cited
US3548177A
Cited
US3548178A
Cited
US3971925A
Cited
US4145752A
Cited
US4419738A
Cited
US4220991A
Cited
US4297029A
Cited
US4454591A
Cited
US4385366A
Cited
US4400783A
Cited
US4462084A
Cited
US4481587A
Cited
US4523296A
Cited
US4596390A
Cited
US4593376A
Cited
US4597058A
Cited
US4641241A
Cited
US4860333A
Cited
US4868822A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-09-10 | 1994-03-12 | 1994-09-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-09-10 | 1998-03-12 | 1998-09-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-09-10 | 2002-03-12 | 2002-09-11 | $7700.00 | Window Closed / Lapsed |