← Back to Patent Explorer
US4954893A Expired / Lapsed US ⏱️ 0.0 years remaining

Reference signal producing circuit for phase servo control

Assignee: Sanyo Electric Co Ltd
•
Filing: 1989-09-07
•
Granted: 1990-09-04
•
Expires: 2009-09-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This reference signal producing circuit includes circuits (3, 5) for separating a vertical synchronizing signal from a composite synchronizing signal, a timer (25) reset by a reference signal, a circuit (26) for comparing an output of the timer with a variable set value and producing a compensation signal having a variable period, and a reference signal output circuit (23) for supplying as a reference signal the separated vertical synchronizing signal or the compensation signal. Although the period of the compensation signal is usually set to a value slightly larger than that of a vertical synchronizing signal period, it is set to a value equal to the vertical synchronizing signal period in the case that the vertical synchronizing signal pulses within the composite synchronizing signal lack successively.

Inventors

  • 👤 Toyozo Urakami

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 17:28
CPC Classifications
G; G11; G11B; G11B15/00; G11B15/18; G11B15/46; G11B15/467; G11B15/473; H; H04; H04N; H04N5/00; H04N5/76; H04N5/91; H04N5/93; H04N5/932; H04N5/94

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 172 words
A reference signal producing circuit for producing a reference signal based on a composite synchronizing signal externally supplied, comprising: means (3, 5) for separating a synchronizing signal from said composite synchronizing signal; first timer means (25) reset by said reference signal; first compensation signal producing means (26) for comparing an output of said first timer means with a variable set value and producing a first compensation signal having a variable period; reference signal output means (23) for supplying as said reference signal an output of said synchronizing signal separating means or an output of said first compensation signal producing means; and means for changing said set value of said first compensation signal producing means such that the period of said first compensation signal is normally set to a value larger than the value of a synchronizing signal period while being set to a value equal to the synchronizing signal period in the case that a predetermined number of or more of the synchronizing signal pulses within said composite synchronizing signal lack successively.
Claim 2
Dependent Claim 172 words
A reference signal producing circuit for producing a reference signal based on a composite synchronizing signal externally supplied, comprising: means (3, 5) for separating a synchronizing signal from said composite synchronizing signal; first timer means (25) reset by said reference signal; first compensation signal producing means (26) for comparing an output of said first timer means with a variable set value and producing a first compensation signal having a variable period; reference signal output means (23) for supplying as said reference signal an output of said synchronizing signal separating means or an output of said first compensation signal producing means; and means for changing said set value of said first compensation signal producing means such that the period of said first compensation signal is normally set to a value larger than the value of a synchronizing signal period while being set to a value equal to the synchronizing signal period in the case that a predetermined number of or more of the synchronizing signal pulses within said composite synchronizing signal lack successively.
Claim 3
Dependent Claim 24 words
A reference signal producing circuit according to claim 1, wherein said synchronizing signal separated from said composite synchronizing signal is a vertical synchronizing signal.
Claim 4
Dependent Claim 32 words
A reference signal producing circuit according to claim 2, further comprising: first mask means (22, 24) for preventing said separated vertical synchronizing signal from being inputted to said reference signal output means.
Claim 5
Dependent Claim 42 words
A reference signal producing circuit according to claim 3, wherein said first mask means comprises means (24) for generating a signal for defining a mask period, and means (22) responsive to said mask signal for preventing passing of said vertical synchronizing signal.
Claim 6
Dependent Claim 39 words
A reference signal producing circuit according to claim 2, further comprising: means (33, 34) for preventing said reference signal from being outputted from said reference signal output means during a predetermined period after production of said first compensation signal.
Claim 7
Dependent Claim 29 words
A reference signal producing circuit according to claim 2, further comprising: means (32) for indicating that the first compensation signal is produced by said first compensation signal producing means.
Claim 8
Dependent Claim 34 words
A reference signal producing circuit according to claim 2, further comprising: means (30) responsive to an external input for preventing said separated vertical synchronizing signal from being inputted to said reference signal output means.
Claim 9
Dependent Claim 26 words
A reference signal producing circuit according to claim 2, further comprising: means (6) for producing a reference horizontal synchronizing signal based on said composite synchronizing signal.
Claim 10
Dependent Claim 107 words
A reference signal producing circuit according to claim 8, wherein said reference horizontal synchronizing signal producing means comprises means (3, 4) for separating a horizontal synchronizing signal from said composite synchronizing signal, second timer means (13) reset by reset pulses, second compensation signal producing means (14) for comparing an output of said second timer means with a predetermined set value and producing second compensation signal having a period longer than a normal horizontal synchronizing signal period, and reset pulse output means (12) for supplying as said reset pulses an output of said horizontal synchronizing signal separating means or an output of said second compensation signal producing means.
Claim 11
Dependent Claim 31 words
A reference signal producing circuit according to claim 9, further comprising: mask means (10, 11) for forbidding said separated horizontal synchronizing signal to be inputted to said reset pulse output means.
Claim 12
Dependent Claim 42 words
A reference signal producing circuit according to claim 10, wherein said second mask means comprises means (11) for generating a signal for defining a mask period, and means (10) responsive to said mask signal for preventing passing of said horizontal synchronizing signal.
Claim 13
Dependent Claim 26 words
A reference signal producing circuit according to claim 9, wherein an output of said reset pulse output means is supplied as said reference horizontal synchronizing signal.
Claim 14
Dependent Claim 43 words
A reference signal producing circuit according to claim 9, wherein said reference horizontal synchronizing signal producing means further comprises means (18) for generating a reference horizontal synchronizing signal of 50% duty being in synchronization with the output of said reset pulse output means.
Claim 15
Dependent Claim 40 words
A reference signal producing circuit according to claim 12, further comprising: means (8) for deciding a system of video signal pulses by counting the number of said reference horizontal synchronizing signal pulses within one period of said vertical synchronizing signal.
Claim 16
Dependent Claim 39 words
A reference signal producing circuit according to claim 13, further comprising: means (8) for deciding a system of video signals by counting the number of said reference horizontal synchronizing signal pulses within one period of said vertical synchronizing signal.
Claim 17
Dependent Claim 44 words
A reference signal producing circuit according to claim 13, further comprising: means (9) for deciding on an even number field or an odd number field by detecting the level of said reference horizontal synchronizing signal of 50% duty at timing of said reference signal.

References Cited (Backward Citations)

US4556905A Cited
US4769704A Cited
US4675734A Cited
JPS61288574A Cited
US4897723A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-09-03 1994-03-05 1994-09-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-09-03 1998-03-05 1998-09-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-09-03 2002-03-05 2002-09-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag