US4953187A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed prescaler
Assignee: Motorola Solutions Inc
•
Filing: 1989-01-23
•
Granted: 1990-08-28
•
Expires: 2009-01-23
Abstract
Abstract A high speed CMOS divide by 4/5 prescaler circuit comprises first, second, third, fourth, and fifth inverter stages. When a modulas control signal is low, the prescaler operates as five clocked inverters in series having an output which is fed back to the input of the initial stage. That is, the circuit operates as a five stage clocked ring oscillator wherein only one output changes on each clock edge. When a modulas control signal is high indicating that a divide by four is desired, the counter operates as a five stage ring oscillator for seven clock edges. On the eighth edge, feed forward circuitry forces the last three stages to change states simultaneously.
Inventors
- 👤 Barry W. Herold
- 👤 Omid Tahernia
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 08:00
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; H03K23/667; H03K23/40; H03K23/48
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
328 words
A high-speed prescaler circuit, comprising; an odd plurality of cascaded inverter circuits each having first and second inputs and an output, said first input of each said plurality for receiving an input signal; an intermediate inverter circuit having a first input for receiving said input signal, a second input coupled to the output of a last one of said plurality of cascaded inverter circuits, and having an output; an output inverter circuit having first, second, and third inputs and an output, said first input of said output inverter circuit for receiving said input signal and said second input of said output inverter circuit coupled to the output of said intermediate inverter circuit, the output of said output inverter circuit coupled to said second input of a first one of said plurality of cascaded inverter circuits, the output of said output inverter circuit forming an output of said prescaler circuit; feed forward circuit means having at least a first input coupled to the output of at least a first preselected one of said plurality of cascaded inverter circuits, having an output coupled to the third input of said output inverter circuit for forcing the output of said output inverter circuit to a predetermined state, and at least a second input coupled to receive a control signal, said control said capable of assuming first and second states, the output of said output inverter circuit being forced to said predetermined state once a control signal is in said first state; and first circuit means having a first input coupled to said control signal, a second input coupled to the output of a last one of said plurality of cascaded inverter circuits, and an output coupled to said intermediate inverter circuit for forcing the output of said intermediate inverter circuit to a predetermined state when said control signal is in said first state and the output of a last one of said plurality of cascaded inverter circuits is in a predetermined state.
Claim 2
Dependent Claim
328 words
A high-speed prescaler circuit, comprising; an odd plurality of cascaded inverter circuits each having first and second inputs and an output, said first input of each said plurality for receiving an input signal; an intermediate inverter circuit having a first input for receiving said input signal, a second input coupled to the output of a last one of said plurality of cascaded inverter circuits, and having an output; an output inverter circuit having first, second, and third inputs and an output, said first input of said output inverter circuit for receiving said input signal and said second input of said output inverter circuit coupled to the output of said intermediate inverter circuit, the output of said output inverter circuit coupled to said second input of a first one of said plurality of cascaded inverter circuits, the output of said output inverter circuit forming an output of said prescaler circuit; feed forward circuit means having at least a first input coupled to the output of at least a first preselected one of said plurality of cascaded inverter circuits, having an output coupled to the third input of said output inverter circuit for forcing the output of said output inverter circuit to a predetermined state, and at least a second input coupled to receive a control signal, said control said capable of assuming first and second states, the output of said output inverter circuit being forced to said predetermined state once a control signal is in said first state; and first circuit means having a first input coupled to said control signal, a second input coupled to the output of a last one of said plurality of cascaded inverter circuits, and an output coupled to said intermediate inverter circuit for forcing the output of said intermediate inverter circuit to a predetermined state when said control signal is in said first state and the output of a last one of said plurality of cascaded inverter circuits is in a predetermined state.
Claim 3
Dependent Claim
60 words
A prescaler according to claim 1 wherein said input signal is a clock signal having a frequency f and wherein the output of said output inverter circuit is a modulas X output when said control signals in said first state and in modulas Y output when said control signal is in said second state, where X and Y are integers.
Claim 4
Dependent Claim
28 words
A prescaler circuit according to claim 2 wherein said plurality of cascaded inverter circuits comprises three cascaded inverter circuits and wherein X is 4 and Y is 5.
Claim 5
Dependent Claim
121 words
A high-speed divide by 4/5 prescaler circuit, comprising: first, second, third, fourth, and fifth inverter circuits each having a first input coupled to receive a clock signal and each having an output, said second, third, fourth, and fifth inverted circuit each having a second input coupled to the output of the immediately preceding inverter circuit, said first inverter circuit having a second input coupled to the output of said fifth inverter circuit; means for receiving a modulas control signal capable of assuming first and second states; and feed forward circuit means coupled to said fifth inverter circuit and responsive to said modulas control signal for altering the modulas of an output signal appearing at the output of said fifth inverter circuit.
Claim 6
Dependent Claim
121 words
A high-speed divide by 4/5 prescaler circuit, comprising: first, second, third, fourth, and fifth inverter circuits each having a first input coupled to receive a clock signal and each having an output, said second, third, fourth, and fifth inverted circuit each having a second input coupled to the output of the immediately preceding inverter circuit, said first inverter circuit having a second input coupled to the output of said fifth inverter circuit; means for receiving a modulas control signal capable of assuming first and second states; and feed forward circuit means coupled to said fifth inverter circuit and responsive to said modulas control signal for altering the modulas of an output signal appearing at the output of said fifth inverter circuit.
Claim 7
Dependent Claim
24 words
A prescaler circuit according to claim 4 wherein said feed forward circuit means has as an input the output of said second inverter circuit.
Claim 8
Dependent Claim
143 words
A prescaler circuit according to claim 5 wherein each of said first, second, third, fourth, and fifth inverter circuits comprise: a first P-channel field-effect-transistor having a source coupled to receive a first supply voltage, a gate coupled to receive an input signal, and a drain; a second P-channel field-effect-transistor having a source coupled to the drain of said first P-channel field-effect-transistor, a gate for receiving a clock signal, and having a drain forming the output of the inverter circuit; a first N-channel field-effect-transistor having a drain coupled the drain of said second P-channel field-effect-transistor, a gate coupled to receive said clock signal, and a source; and a second N-channel field-effect-transistor having a drain coupled to the source of said first N-channel field-effect transistor, a gate coupled to receive said input signal, and a source coupled to receive a second source of supply voltage.
Claim 9
Dependent Claim
30 words
A prescaler circuit according to claim 6 wherein the output of said fifth inverter circuit is a modulas four output when said modulas control signal is in said first state.
Claim 10
Dependent Claim
30 words
A prescaler circuit according to claim 6 wherein the output of said fifth inverter circuit is a modulas five output when said modulas control signal is in said second state.
Claim 11
Dependent Claim
87 words
A prescaler circuit according to claim 6 wherein said feed forward circuit means includes: a third N-channel field-effect-transistor having a drain coupled to the source of the first N-channel field-effect-transistor in said fifth inverter circuit, a gate coupled to the output of said second inverter circuit, and having a source; and a fourth N-channel field-effect-transistor having a drain coupled to the source of said third N-channel field-effect-transistor, a gate coupled to receive said control signal, and a source coupled to receive said second source of supply voltage.
Claim 12
Dependent Claim
158 words
A prescaler circuit according to claim 9 wherein said feed forward circuit means further comprises: a third P-channel field-effect-transistor having a source coupled to the source of the first P-channel field-effect-transistor in said fourth inverter circuit, a gate coupled to receive said control signal and having a drain; a fourth P-channel field-effect-transistor having a source coupled to the drain of said third P-channel field-effect-transistor, a gate coupled to the output of said third inverter circuit, and a drain coupled to the output of said fourth inverter circuit; a fifth N-channel field-effect-transistor having a drain coupled to the output of said fifth inverter circuit, a gate coupled to the output of said fourth inverter circuit, and having a source; and a sixth N-channel field-effect-transistor having a drain coupled to the source of said fifth N channel field effect transistor, a gate coupled to receive said control signal, and a source coupled to receive said second source of supply voltage.
Claim 13
Dependent Claim
215 words
A high-speed prescaler circuit, comprising: an odd plurality of cascaded inverter circuits each having first and second inputs and an output, said first input of each said plurality for receiving an input signal; an intermediate inverter circuit having a first input for receiving said input signal, a second input coupled to the output of a last one of said plurality of cascaded inverter circuits, and having an output; an output inverter circuit having first, second, and third inputs and an output, said first input of said output inverter circuit for receiving said input signal and said second input of said output inverter circuit coupled to the output of said intermediate inverter circuit, the output of said output inverter circuit coupled to said second input of a first one of said plurality of cascaded inverter circuits and forming an output of said prescaler circuit; and feed forward circuit means having a first input coupled to receive a modulas control signal and a second input coupled to the output of a second one of said plurality of cascaded inverter circuits, and having an output coupled to said output inverter circuit for altering the modulas of an output signal appearing at the output of said output inverter circuit in response to the state of said modulas control signal.
Claim 14
Dependent Claim
215 words
A high-speed prescaler circuit, comprising: an odd plurality of cascaded inverter circuits each having first and second inputs and an output, said first input of each said plurality for receiving an input signal; an intermediate inverter circuit having a first input for receiving said input signal, a second input coupled to the output of a last one of said plurality of cascaded inverter circuits, and having an output; an output inverter circuit having first, second, and third inputs and an output, said first input of said output inverter circuit for receiving said input signal and said second input of said output inverter circuit coupled to the output of said intermediate inverter circuit, the output of said output inverter circuit coupled to said second input of a first one of said plurality of cascaded inverter circuits and forming an output of said prescaler circuit; and feed forward circuit means having a first input coupled to receive a modulas control signal and a second input coupled to the output of a second one of said plurality of cascaded inverter circuits, and having an output coupled to said output inverter circuit for altering the modulas of an output signal appearing at the output of said output inverter circuit in response to the state of said modulas control signal.
Claim 15
Dependent Claim
62 words
A prescaler circuit according to claim 11 when said plurality of cascaded inverter circuits is comprises of three cascaded inverter circuits and wherein the output appearing at the output of said output inverter circuit is a modulas four output when said control signal is in a first state and a modulas five output when said control signal is in a second state.
References Cited (Backward Citations)
US4193037A
Cited
US4390960A
Cited
US4389728A
Cited
US4394769A
Cited
US4606059A
Cited
US4696020A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-08-27 | 1994-02-26 | 1994-08-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-08-27 | 1998-02-26 | 1998-08-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-08-27 | 2002-02-26 | 2002-08-28 | $7700.00 | Window Closed / Lapsed |