← Back to Patent Explorer
US4949211A Expired / Lapsed US ⏱️ 0.0 years remaining

Protective, bi-level drive for FET's

Assignee: Aumovio Systems Inc
•
Filing: 1989-05-05
•
Granted: 1990-08-14
•
Expires: 2009-05-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A bi-level control signal is applied to an FET while the FET's drain-to-source voltage is sensed. The control signal includes a first, relatively low test level followed by a second, relatively higher operating level. The magnitude and duration of the test level are selected to produce a non-destructive current in the FET, even if the load has been shorted. If the value of the sensed drain-to-source voltage is indicative of an abnormal load condition, the FET is turned off. Otherwise, the FET is turned on by the second, relatively higher operating level of the control signal.

Inventors

  • 👤 Arthur J. Edwards

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 15:27
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/08; H03K17/082; H03K17/0822; H02; H02H; H02H3/00; H02H3/08; H02H3/087; Y; Y10; Y10S; Y10S323/00; Y10S323/901

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 181 words
In an electronic circuit that uses an FET to supply current to a load, and wherein the FET has a drain electrode, a gate electrode and a source electrode, a method for protectively driving the FET, comprising: (a) generating, and applying to the gate electrode, a signal that has a first, relatively low, test level followed by a second, relatively higher operating level, the magnitude and the duration of the test level being selected to produce a non-destructive drain current in the FET irrespective of the impedance of the load, and the operating level being selected to produce a larger drain current whose level is appropriate for driving the load; (b) measuring the FET's drain-to-source potential at least while the test potential is being applied to the gate electrode; (c) turning the FET off when the measured value of the drain-to-source potential is high enough to indicate an abnormal load condition; and (d) allowing the FET turn on in response to the control signal's operating level when the value of the measured drain-to-source potential is indicative of a normal load condition.
Claim 2
Dependent Claim 181 words
In an electronic circuit that uses an FET to supply current to a load, and wherein the FET has a drain electrode, a gate electrode and a source electrode, a method for protectively driving the FET, comprising: (a) generating, and applying to the gate electrode, a signal that has a first, relatively low, test level followed by a second, relatively higher operating level, the magnitude and the duration of the test level being selected to produce a non-destructive drain current in the FET irrespective of the impedance of the load, and the operating level being selected to produce a larger drain current whose level is appropriate for driving the load; (b) measuring the FET's drain-to-source potential at least while the test potential is being applied to the gate electrode; (c) turning the FET off when the measured value of the drain-to-source potential is high enough to indicate an abnormal load condition; and (d) allowing the FET turn on in response to the control signal's operating level when the value of the measured drain-to-source potential is indicative of a normal load condition.
Claim 3
Dependent Claim 36 words
A method as set forth in claim 1 further including: holding the FET on while the test level is being applied to the FET's gate electrode, irrespective of previously measured values of the FET's drain-to-source potential.
Claim 4
Dependent Claim 182 words
In an electronic circuit that uses an FET to supply current to a load, and wherein the FET has a drain electrode, a gate electrode and a source electrode, a method for cyclically driving the FET while also prohibiting destructively high drain currents without the need for current sensing devices, the method comprising: (a) applying a periodic control signal to the FET's gate electrode, the control signal including at least: (a) a test interval during which the control signal is at a test level selected to produce a predetermined, non-destructive level of drain current; and (b) an operating interval during which the control signal is at relatively higher operating level selected to produce a larger drain current; (b) holding the FET on during the test interval; (c) measuring the FET's drain-to-source potential during the entire duration of the control signal; (d) comparing the measured potential to a given reference potential; (e) turning the FET off when the measured value of the drain-to-source potential is higher than the given reference level; and (f) repeating steps (a) through (e) for each cycle of operation.
Claim 5
Dependent Claim 182 words
In an electronic circuit that uses an FET to supply current to a load, and wherein the FET has a drain electrode, a gate electrode and a source electrode, a method for cyclically driving the FET while also prohibiting destructively high drain currents without the need for current sensing devices, the method comprising: (a) applying a periodic control signal to the FET's gate electrode, the control signal including at least: (a) a test interval during which the control signal is at a test level selected to produce a predetermined, non-destructive level of drain current; and (b) an operating interval during which the control signal is at relatively higher operating level selected to produce a larger drain current; (b) holding the FET on during the test interval; (c) measuring the FET's drain-to-source potential during the entire duration of the control signal; (d) comparing the measured potential to a given reference potential; (e) turning the FET off when the measured value of the drain-to-source potential is higher than the given reference level; and (f) repeating steps (a) through (e) for each cycle of operation.

References Cited (Backward Citations)

US4716510A Cited
US4754386A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-08-13 1994-02-12 1994-08-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-08-13 1998-02-12 1998-08-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-08-13 2002-02-12 2002-08-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag