Patent US6171317B1 successfully refreshed from Google Patents.
US4943944A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory using dynamic ram cells
Assignee: Toshiba Corp
•
Filing: 1988-11-23
•
Granted: 1990-07-24
•
Expires: 2008-11-23
Abstract
Abstract Bit-line pairs and word lines are disposed perpendicular to one another and dRAM cells are placed at their intersections. A dummy cell is connected to each of the bit-line pairs. A bit-line sense amplifier and an equalizer are connected to one end of the bit-line pair. The other end of the bit-line pair is connected to a latch type memory cell via a first transfer gate. The latch type memory cell are further connected to input/output line pair via a second transfer gate controlled by a column select line. During a RAS active period in a read cycle a word line is selected so that data is read from a dRAM cell and the dummy cell connected to the selected word line onto the bit-line pairs. The bit-line sense amplifiers are activated so that the levels of the bit lines become determinate. The first transfer gates are subsequently turned on to transfer the data on the bit-line pairs to the latch type cells. After the memory cells are rewritten into, the selected word line is reset and the latch type memory cells are electrically disconnected from the bit-line pairs. The equalizers operate to precharge the bit-line pairs. When CAS is rendered active and a column is selected, a corresponging second transfer gate is turned on so that data in the latch type memory cell is read out onto the input/output line pairs.
Inventors
- 👤 Koji Sakui
- 👤 Tsuneaki Fuse
- 👤 Fujio Masuoka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 17:25
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4091; G11C11/4094; G11C11/4096; G11C7/00; G11C7/10; G11C7/1006; G11C7/1051
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
130 words
A semiconductor memory device comprising: a plurality of bit lines and a plurality of word lines disposed perpendicular to one another on a semiconductor substrate; a plurality of dynamic memory cells disposed at intersections of said bit lines and said word lines; equalizer means connected to said bit lines; sense amplifier means connected to said bit lines; latch means connected to said bit lines; and means, for, when a row address strobe signal for loading a row address into the memory device is active during a read cycle, selecting a word line, causing said latch means to latch data read from memory cells connected to the selected word line, then ceasing the selection of said word line, and causing said equalizer means to preset a level of the bit lines.
Claim 2
Dependent Claim
130 words
A semiconductor memory device comprising: a plurality of bit lines and a plurality of word lines disposed perpendicular to one another on a semiconductor substrate; a plurality of dynamic memory cells disposed at intersections of said bit lines and said word lines; equalizer means connected to said bit lines; sense amplifier means connected to said bit lines; latch means connected to said bit lines; and means, for, when a row address strobe signal for loading a row address into the memory device is active during a read cycle, selecting a word line, causing said latch means to latch data read from memory cells connected to the selected word line, then ceasing the selection of said word line, and causing said equalizer means to preset a level of the bit lines.
Claim 3
Dependent Claim
97 words
A semiconductor memory device according to claim 1, wherein said latch means is a static memory cell consisting of a flip-flop, said static memory cell being connected to a corresponding bit line via a first transfer gate and to an input/output line via a second transfer gate; wherein said first transfer gate is rendered conductive for a fixed time after the word line selection and said second transfer gate is rendered conductive by a column select signal selected when a column address strobe signal for loading a column address signal into the semiconductor memory device is active.
Claim 4
Dependent Claim
98 words
A semiconductor memory device according to claim 1, wherein said sense amplifier means is used as said latch means, and said sense amplifier means is a flop-flop connected to a corresponding bit line via a first transfer gate and to an input/output line via a second transfer gate, wherein said first transfer gate being rendered conductive for a fixed time after the word line selection, and said second transfer gate being rendered conductive by a column select signal selected when a column address strobe signal for loading a column address signal into the semiconductor memory device is active.
Claim 5
Dependent Claim
51 words
A semiconductor memory device according to claim 1, further comprising: means for serially accessing memory cell data latched into said latch means during the row address strobe signal's active period, by changing the level of the column address strobe signal for loading the column address signal into the semiconductor memory device.
Claim 6
Dependent Claim
127 words
A semiconductor memory device according to claim 1, wherein each of said bit lines comprises a plurality of divided bit lines to which a plurality of memory cells are connected and a main bit line to which said divided bit lines are connected via select gates; said sense amplifier means comprises divided bit line sense amplifiers each provided for each of said divided bit lines; and said latch means is connected to said main bit lines via first transfer gates which are rendered conductive after the word line selection and connected to input/output lines via second transfer gates which are rendered conductive by a column select signal selected when a column address strobe signal for loading a column address signal into the semiconductor memory device is active.
Claim 7
Dependent Claim
48 words
A semiconductor memory device according to claim 5, further comprising: means for preventing the potential of said main bit lines from becoming a power source potential when data in a memory cell is transferred from a divided bit line to said latch means via said main bit line.
Claim 8
Dependent Claim
52 words
A semiconductor memory device according to claim 5, further comprising: means for serially accessing memory cell data latched into said latch means during the row address strobe signal's active time period by changing the level of the column address strobe signal for loading the column address signal into the semiconductor memory device.
Claim 9
Dependent Claim
91 words
A semiconductor memory device according to claim 5, in which, in a read mode of operation, the row address strobe signal becomes active, the column address strobe signal becomes active, a signal informing that the row address has been loaded becomes active and a column address-buffer control signal is generated and, in a write mode of operation, the column address strobe signal becomes active, the row address strobe signal becomes active, a signal informing that the column address has been loaded becomes active, and a row address-buffer control signal is generated.
Claim 10
Dependent Claim
82 words
A semiconductor memory device according to claim 1, wherein an address multiplexing system is used in which a column address for selecting a bit line and a row address for selecting a word line are entered into said memory device via the same address terminals thereof, and wherein, both in a read cycle and in a write cycle, a column address is loaded by the column address strobe signal and then a row address is loaded by the row address strobe signal.
Claim 11
Dependent Claim
111 words
A semiconductor memory device comprising: a plurality of bit lines and a plurality of word lines disposed perpendicular to one another on a semiconductor substrate; a plurality of dynamic memory cells disposed at intersections of said bit lines and said word lines; and plural latch means connected to said bit lines for precharging said bit lines during a row address strobe signal's active period, each of said latch means being connected to a pair of write nodes via a write transfer gate, each of said pair of write nodes being connected to the bit lines via a first transfer gate pair and to an input/output line via a second transfer gate.
Claim 12
Dependent Claim
111 words
A semiconductor memory device comprising: a plurality of bit lines and a plurality of word lines disposed perpendicular to one another on a semiconductor substrate; a plurality of dynamic memory cells disposed at intersections of said bit lines and said word lines; and plural latch means connected to said bit lines for precharging said bit lines during a row address strobe signal's active period, each of said latch means being connected to a pair of write nodes via a write transfer gate, each of said pair of write nodes being connected to the bit lines via a first transfer gate pair and to an input/output line via a second transfer gate.
Claim 13
Dependent Claim
95 words
A semiconductor memory device according to claim 10, wherein, in a read cycle, the row address strobe signal for loading the row address signal into the semiconductor memory device is rendered active prior to a column address strobe signal for loading a column address signal into the semiconductor memory device so that a row address is loaded prior to a column address, and wherein, in a write cycle, the column address strobe signal is rendered active prior to the row address strobe signal so that a column address is loaded prior to a row address.
Claim 14
Dependent Claim
124 words
A semiconductor memory device according to claim 10, wherein, when the row address strobe signal for loading a row address signal into the semiconductor memory device is active in a read cycle, a word line is selected, the selection of the word line is ceased after data in memory cells connected to the word line is latched into said latch means, and the bit line is precharged by an equalizer; and, when after the row address strobe signal becomes nonactive and a column address strobe signal for loading a column address signal into the semiconductor memory device is active, when a column is selected, data in a sense amplifier is read out onto said input/output line irrespective of the precharging of said bit line.
Claim 15
Dependent Claim
152 words
A semiconductor memory device according to claim 10, wherein, when a column address strobe signal for loading a column address signal into the semiconductor memory device is active in a write cycle, when a write enable signal is rendered active, a column address is loaded, said write transfer gate is turned off, a column select line is selected by the column address, and data on said input/output line is transferred to said bit line via said first and second transfer gate; and when the row address strobe signal for loading a row address signal into the semiconductor memory device is active, a word line is selected by a row address, data on said bit line is written into a selected memory cell, said write transfer gate is turned on to connect said latch means to said bit line, rewrite said selected memory cell, reset said word line and precharge said bit line.
Claim 16
Dependent Claim
21 words
A semiconductor memory device according to claim 10, wherein said latch means is a static memory cell consisting of a flip-flop.
Claim 17
Dependent Claim
21 words
A semiconductor device according to claim 10, further comprising a sense amplifier which is used for each of said latch means.
Claim 18
Dependent Claim
40 words
A semiconductor memory device according to claim 10, further comprising: means for serially accessing memory cell data latched into said latch means when the row address strobe signal is active, by changing the level of the column address strobe signal.
Claim 19
Dependent Claim
128 words
A semiconductor memory device according to claim 10, wherein each of said bit lines comprises a plurality of divided bit lines to which a plurality of memory cells are connected and a main bit line to which said divided bit lines are connected via select gates; said sense amplifier comprises a divided bit line sense amplifier provided for each of said divided bit lines; and said latch means is connected to said main bit line via a first transfer gate which is rendered conductive after the word line selection and connected to input/output lines via a second transfer gate which is rendered conductive by a column select signal selected when a column address strobe signal for loading a column address signal into the semiconductor memory device is active.
Claim 20
Dependent Claim
48 words
A semiconductor memory device according to claim 17, further comprising: means for preventing the potential of said main bit lines from becoming a power source potential when data in said memory cell is transferred from a divided bit line to said latch means via said main bit line.
Claim 21
Dependent Claim
40 words
A semiconductor memory device according to claim 17, further comprising: means for serially accessing memory cell data latched into said latch means when the row address strobe signal is active, by changing the level of the column address strobe signal.
Claim 22
Dependent Claim
91 words
A semiconductor memory device according to claim 17, in which, in a read mode of operation, the row address strobe signal becomes active, the column address strobe signal becomes active, a signal informing that the row address has been loaded becomes active, and a column address-buffer control signal is generated and, in a write mode of operation, the column address strobe signal becomes active, the row address strobe signal becomes active, a signal informing that the column address has been loaded becomes active, and a row address-buffer control signal is generated.
Claim 23
Dependent Claim
139 words
A semiconductor memory device comprising: a plurality of bit lines and a plurality of word lines disposed perpendicular to one another on a semiconductor substrate; a plurality of dynamic memory cells disposed at intersections of said bit lines and said word lines; means, connected to said bit lines, for presetting an initial level of the bit lines; sense amplifier means connected to said bit lines; latch means connected to said bit lines; and means for, when a row address strobe signal for loading a row address into the memory device is active during a read cycle, selecting a word line, causing said latch means to latch data read from memory cells connected to the selected word line, then ceasing the selection of said word line, and causing said presetting means to preset the initial level of the bit lines.
Claim 24
Dependent Claim
139 words
A semiconductor memory device comprising: a plurality of bit lines and a plurality of word lines disposed perpendicular to one another on a semiconductor substrate; a plurality of dynamic memory cells disposed at intersections of said bit lines and said word lines; means, connected to said bit lines, for presetting an initial level of the bit lines; sense amplifier means connected to said bit lines; latch means connected to said bit lines; and means for, when a row address strobe signal for loading a row address into the memory device is active during a read cycle, selecting a word line, causing said latch means to latch data read from memory cells connected to the selected word line, then ceasing the selection of said word line, and causing said presetting means to preset the initial level of the bit lines.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-07-23 | 1994-01-22 | 1994-07-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-07-23 | 1998-01-22 | 1998-07-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-07-23 | 2002-01-22 | 2002-07-24 | $7700.00 | Window Closed / Lapsed |