US4935731A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Image display apparatus
Assignee: Mitsubishi Electric Corp
•
Filing: 1988-11-23
•
Granted: 1990-06-19
•
Expires: 2008-11-23
Abstract
Abstract An image display apparatus is disclosed, in which a programmable counter is provided with a separate counter with the output thereof varied cyclically with the counting of horizontal sync signal pulses, the output of the counter is used to cull out the horizontal sync signal pulses supplied to the programmable counter, and pixel data of the same line is read out from a reflesh memory at least twice in a period, in which the input is culled. A display on a display panel having a fixed display resolution thus is obtained of display data of a lower resolution than the fixed display screen resolution.
Inventors
- 👤 Hideharu Takebe
- 👤 Akihiko Ishimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 00:21
CPC Classifications
G; G09; G09G; G09G3/00; G09G3/20; G09G2310/00; G09G2310/08; G09G2340/00; G09G2340/04; G09G2340/0407; G09G2340/0414; G09G2340/0421; G09G3/2092; G09G3/2096
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
181 words
An image display apparatus comprising a display screen sync signal, generator, a display timing signal generator, a refresh memory for preserving display screen pixel data, an address generator for generating addresses of said refresh memory, a video circuit for converting pixel data read out from said refresh memory in correspondence to the display screen line to a video signal and a display medium for receiving and displaying the output of said video circuit, said address generator including a programmable counter for receiving as an input clock at least a horizontal sync signal from the display screen sync signal, an address converter for receiving the output of said programmable counter and generating a corresponding address of said refresh memory, in which pixel data for a corresponding display position is preserved, at least one counter for receiving as an input clock said horizontal sync signal, and an output control circuit for receiving the output of said counter and providing to said programmable counter an inhibition signal for inhibiting the up-counting of the input pulses of said horizontal sync signal as the input clock.
Claim 2
Dependent Claim
181 words
An image display apparatus comprising a display screen sync signal, generator, a display timing signal generator, a refresh memory for preserving display screen pixel data, an address generator for generating addresses of said refresh memory, a video circuit for converting pixel data read out from said refresh memory in correspondence to the display screen line to a video signal and a display medium for receiving and displaying the output of said video circuit, said address generator including a programmable counter for receiving as an input clock at least a horizontal sync signal from the display screen sync signal, an address converter for receiving the output of said programmable counter and generating a corresponding address of said refresh memory, in which pixel data for a corresponding display position is preserved, at least one counter for receiving as an input clock said horizontal sync signal, and an output control circuit for receiving the output of said counter and providing to said programmable counter an inhibition signal for inhibiting the up-counting of the input pulses of said horizontal sync signal as the input clock.
Claim 3
Dependent Claim
80 words
The image display apparatus according to claim 1, wherein said address generator includes the programmable counter for receiving as the input clock at least the horizontal sync signal, the address converter for generating the address of said refresh memory according to the output of said programmable counter, a modulo M, M being an integer, counter for receiving as the input clock said horizontal sync signal and the output control circuit for providing the up-counting inhibition signal to said programmable counter.
Claim 4
Dependent Claim
109 words
The image display apparatus according to claim 1, wherein said address generator includes the programmable counter for receiving as the input clock at least the horizontal sync signal, the address converter for generating the address of said refresh memory according to the output of said programmable counter, modulo M and modulo N, M and N being integers, counters for receiving as the input clock said horizontal sync and the output control circuit for providing the upcounting inhibition signal to said programmable counter according to the outputs of said modulo M and modulo N counters while the counts of said modulo M and module N counters are representing specified numbers.
Claim 5
Dependent Claim
53 words
The image display apparatus according to claim 3, wherein said output control circuit includes a flip-flop for receiving the outputs of said modulo M and modulo N counters via an AND gate, a three-input NOR gate for receiving the output of said flip-flop and outputs of said modulo M and modulo N counters.
References Cited (Backward Citations)
US4121283A
Cited
US4282555A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-06-18 | 1993-12-18 | 1994-06-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-06-18 | 1997-12-18 | 1998-06-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-06-18 | 2001-12-18 | 2002-06-19 | $7700.00 | Window Closed / Lapsed |