Patent FR1117079A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4932053A Expired / Lapsed US ⏱️ 0.0 years remaining

Safety device against the unauthorized detection of protected data

Assignee: STMicroelectronics SA
•
Filing: 1989-11-03
•
Granted: 1990-06-05
•
Expires: 2009-11-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The disclosure concerns the safety of the confidential information contained in integrated circuits. In a certain number of integrated circuit applications and, more particularly, in the circuits contained in cards known as "chip cards", it is necessary to prohibit access by unauthorized persons to confidential information stored in a memory of the circuit. To prevent the fraudulent practice of examining the current consumption at the terminals of the integrated circuit during an operation of reading or writing in the memory, a protection circuit is used. This protection circuit actuates the simulation, according to a pseudo-random sequence generated by a generator, of current consumption values identical to those of real memory cells.

Inventors

  • 👤 Serge Fruhauf
  • 👤 Laurent Sourgen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 11:05
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/14; G07; G07F; G07F7/00; G07F7/08; G07F7/10; G07F7/1008; G06K; G06K19/00; G06K19/06; G06K19/067; G06K19/07; G06K19/073; G06Q; G06Q20/00; G06Q20/30; G06Q20/34; G06Q20/341; G07F7/0806; G07F7/0813; G07F7/082; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/22; G11C7/00; G11C7/24; G06F2207/00; G06F2207/72; G06F2207/7219

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 90 words
A circuit for the protection of confidential data of a memory in integrated circuit form, said protection circuit comprising, on the same integrated circuit, several simulation cells capable of being controlled individually, these cells having two current consumption states that differ according to the signal that controls them, and a generator of pseudo-random sequences to control these cells, so that each of them is, pseudo-randomly, in one state or in another, thus making it more difficult to determine confidential information by reading the overall current consumption of the integrated circuit.
Claim 2
Dependent Claim 90 words
A circuit for the protection of confidential data of a memory in integrated circuit form, said protection circuit comprising, on the same integrated circuit, several simulation cells capable of being controlled individually, these cells having two current consumption states that differ according to the signal that controls them, and a generator of pseudo-random sequences to control these cells, so that each of them is, pseudo-randomly, in one state or in another, thus making it more difficult to determine confidential information by reading the overall current consumption of the integrated circuit.
Claim 3
Dependent Claim 57 words
A protection circuit according to claim 1 wherein the cells, in both their states, consume currents substantially equal to those of the memory cells, the first state corresponding to the consumption of the memory cell in a 0 logic state and the second state corresponding to the consumption of the memory cell in a 1 logic state.
Claim 4
Dependent Claim 48 words
A protection circuit according to either of the claims 1 or 2, designed for the protection of a memory with respect to a reading of the stored information, wherein the simulation cells are formed essentially by a transistor identical to the transistors forming the cells of the memory.
Claim 5
Dependent Claim 50 words
A protection circuit according to either of the claims 1 or 2, designed for the protection of an EPROM or an EEPROM during the reading of confidential information, wherein each simulation cell is formed by a floating gate transistor, the floating gate and the control gate of which are short-circuited.
Claim 6
Dependent Claim 38 words
A protection circuit according to either of the claims 1 or 2, wherein the pseudo-random generator is is formed by a series of cascade-mounted flip-flops, certain outputs of the flip-flops being looped back to inputs through OR-Exclusive gates.
Claim 7
Dependent Claim 28 words
A protection circuit according to either of the claims 1 or 2, wherein the pseudo-random generator is controlled by a clock frequency, the variation of which is pseudo-random.
Claim 8
Dependent Claim 27 words
A protection circuit according to claim 6, comprising a controlled frequency oscillator having several frequency control inputs, these inputs being connected to outputs of the pseudo-random generator.
Claim 9
Dependent Claim 44 words
A protection circuit according to either of the claims 1 or 2, wherein each simulation cell is controlled by the output of a respective D-type flip-flop, each receiving, firstly, as inputs, a common clock signal and, secondly, a respective output of the pseudo-random generator.
Claim 10
Dependent Claim 45 words
A protection circuit according to either of the claims 1 or 2, wherein each simulation cell includes a transistor, and wherein this transistor is series-connected with an operation-inhibiting transistor between the supply terminals Vcc, Vss of the integrated circuit comprising the memory to be protected.

References Cited (Backward Citations)

US4723224A Cited
EP0269468A1 Cited
EP0279712A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-06-04 1993-12-04 1994-06-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-06-04 1997-12-04 1998-06-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-06-04 2001-12-04 2002-06-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag