US4931847A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Floating gate memory with sidewall tunnelling area
Assignee: STMicroelectronics SRL
•
Filing: 1989-07-14
•
Granted: 1990-06-05
•
Expires: 2009-07-14
Abstract
Abstract The tunnelling area of a EEPROM memory device of the FLOTOX type is efficiently reduced in respect of the minimum areas obtained by means of current fabrication technologies, by forming the injection zone for the transfer of the electric charges by tunnel effect to an from the floating gate through an original self-aligned process, which allows to limit the dimensions of such a tunnelling area independently from the resolution limits of the available photolithographic technology.
Inventors
- 👤 Giuseppe Corda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 06:01
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/683; Y; Y10; Y10S; Y10S148/00; Y10S148/109
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
291 words
An electrically alterable, nonvolatile, flowing gate type memory device, comprising a substrate (2) of semiconductor material having a channel region (9) of a first type of conductivity between a first (10) and a second region (7) of a second type of conductivity, formed at the surface of said semiconductor substrate, said channel region providing a region within the semiconductor capable of passing an electric current between said first and said second region, a first level of patterned conducting material, constituting said floating gate (1), extending over said channel region (9), substantially between said first (10) and said second region (7) and electrically insulated by means of a first layer (3) of dielectric material from said semiconductor substrate and by means of a second layer (4) of dielectric material from a second level of patterned conducting material, constituting a control gate (5), overlying said floating gate (1) and which further includes a tunnel area defined on the surface of one of said first (10) and second (7) regions of the semiconductor substrate, said tunnel area being bordered on one side by the base of a portion of the length of a side wall of said floating gate (1) and being covered with a third layer (8) of dielectric material thinner than said first layer (3) of dielectric material; a tapered, lateral, seamlike appendix (1b) of conducting material juxtaposed along said portion of the length of the side wall of said floating gate (1), the base of said juxtaposed, tapered, lateral, seamlike appendix (1b) of conducting material abutting on the surface of said third layer (8) of dielectric material covering said tunnel area; said seamlike appendix (1b) being electrically connected to said patterned first level of conducting material constituting said floating gate (1).
Claim 2
Dependent Claim
291 words
An electrically alterable, nonvolatile, flowing gate type memory device, comprising a substrate (2) of semiconductor material having a channel region (9) of a first type of conductivity between a first (10) and a second region (7) of a second type of conductivity, formed at the surface of said semiconductor substrate, said channel region providing a region within the semiconductor capable of passing an electric current between said first and said second region, a first level of patterned conducting material, constituting said floating gate (1), extending over said channel region (9), substantially between said first (10) and said second region (7) and electrically insulated by means of a first layer (3) of dielectric material from said semiconductor substrate and by means of a second layer (4) of dielectric material from a second level of patterned conducting material, constituting a control gate (5), overlying said floating gate (1) and which further includes a tunnel area defined on the surface of one of said first (10) and second (7) regions of the semiconductor substrate, said tunnel area being bordered on one side by the base of a portion of the length of a side wall of said floating gate (1) and being covered with a third layer (8) of dielectric material thinner than said first layer (3) of dielectric material; a tapered, lateral, seamlike appendix (1b) of conducting material juxtaposed along said portion of the length of the side wall of said floating gate (1), the base of said juxtaposed, tapered, lateral, seamlike appendix (1b) of conducting material abutting on the surface of said third layer (8) of dielectric material covering said tunnel area; said seamlike appendix (1b) being electrically connected to said patterned first level of conducting material constituting said floating gate (1).
Claim 3
Dependent Claim
40 words
The memory device according to claim 1, wherein said channel region is of p-doped silicon, said first and said second region are of n + doped silicon and said appendix is superimposed relative to a drain region of the device.
Claim 4
Dependent Claim
32 words
The memory device according to claim 1, wherein said patterned first (1) and said second (5) levels and said seamlike tapered appendix (1b) of conducting material are made of doped polycrystalline silicon.
Claim 5
Dependent Claim
32 words
The memory device according to claim 1, wherein said first or gate layer (3) of dielectric material is a layer of silicon oxide having a thickness comprised between 300 and 500 Angstroms.
Claim 6
Dependent Claim
30 words
The memory device according to claim 1, wherein said third or tunnel layer (8) of dielectric material is a layer of silicon oxide having a thickness lower than 100 Angstroms.
Claim 7
Dependent Claim
42 words
The memory device according to claim 1, wherein said appendix is of polycrystalline silicon and is obtained by anisotropically attacking a layer of polycrystalline silicon of uniform thickness, previously deposited over at least a portion of the surface of said semiconductor chip.
Claim 8
Dependent Claim
44 words
The memory device according to claim 1, wherein said channel region and said first and said second region are all contained within a "well" region of said first type of conductivity, formed in a substrate of semiconducting material of a second type of conductivity.
Claim 9
Dependent Claim
28 words
The memory device according to claim 1, and comprising a plurality of said memory devices arranged in an addressable array of lines and columns on the semiconductor chip.
Claim 10
Dependent Claim
25 words
The memory device according to claim 8, wherein to each device of said plurality is associated, in series with the same, a select MOS transistor.
Claim 11
Dependent Claim
46 words
The memory device according to claim 9, wherein the control gate of all said floating gate type memory devices belonging to each line are connected to a single program line and all the gates of the relative select transistors are connected to a single select line.
Claim 12
Dependent Claim
104 words
The memory device according to claim 1, wherein said seamlike appendix (1b) is juxtaposed along said side wall of said floating gate (1) and is separated therefrom by an insulating layer (8) for a length of the side equal to said portion of the length of the side wall of said floating gate (1); said conducting seamlike appendix (1b) continuing, without discontinuities, around the entire perimeter of said patterned conducting material constituting said floating gate (1) and directly abutting on the side wall thereof and in electrical continuity thereto along portions of said perimeter outside said portion of the length of the side wall.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-06-04 | 1993-12-04 | 1994-06-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-06-04 | 1997-12-04 | 1998-06-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-06-04 | 2001-12-04 | 2002-06-05 | $7700.00 | Window Closed / Lapsed |