US4929918A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Setting and dynamically adjusting VCO free-running frequency at system level
Assignee: International Business Machines Corp
•
Filing: 1989-06-07
•
Granted: 1990-05-29
•
Expires: 2009-06-07
Abstract
Abstract A method and means for setting the free-running frequency of a voltage controlled oscillator (VCO) without requiring laser trimming or the like is described. The VCO forms part of an interconnected phase-locked loop (PLL) and frequency-locked loop (FLL). At system power on, the PLL is automatically disabled and a digital-to-analog (DAC) in the PLL is set to a value corresponding substantially to the center of a preselected lock range. The FLL, which includes a second DAC, then operates to generate a bias voltage for incrementing or decrementing the VCO output frequency until the VCO pulse count stored in a register equals an expected count; whereupon the VCO will be set at its free-running frequency. When the PLL is enabled, a phase error generator generates a digital phase error signal from the input data. A digital integrator converts the phase error signal to a digital frequency error signal. These error signals are added and the result is supplied to the DAC in the PLL for providing an analog output indicative of PLL frequency error. The outputs from both DACs are summed and the resultant current is converted to a bias voltage to adjust the VCO frequency as necessary for normally maintaining it within said lock range. If the VCO frequency deviates from said range, the frequency error signal to the PLL DAC is zeroed, and the frequency error signal is supplied to the FLL DAC. The phase error signal from the PLL DAC and the signal from the FLL DAC as modified by the frequency error signal are summed, and the resultant current in converted to a bias voltage to adjust the VCO frequency to within said lock range.
Inventors
- 👤 Paul W. Chung
- 👤 Ralph L. Gee
- 👤 Luke C. K. Lang
- 👤 Paik Saber
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 02:08
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/10; H03L7/113; G; G11; G11B; G11B20/00; G11B20/10; G11B20/12; G11B20/1217; G11B20/1258
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
125 words
A method for setting the free-running frequency of a VCO that forms part of a PLL comprising the steps of: at system power on, disabling the PLL and setting a DAC and the PLL to a value corresponding substantially to the center of a preselected frequency lock range; supplying the VCO output pulses to a first counter; supplying pulses from a reference clock to a second counter; when the second counter counts to a preselected count, storing the count then in said first counter in a register and resetting both counters; comparing the stored count with a preselected expected count corresponding to said value; and incrementing or decrementing the VCO frequency according to whether the stored count is lower or higher than the expected count.
Claim 2
Independent Claim
125 words
A method for setting the free-running frequency of a VCO that forms part of a PLL comprising the steps of: at system power on, disabling the PLL and setting a DAC and the PLL to a value corresponding substantially to the center of a preselected frequency lock range; supplying the VCO output pulses to a first counter; supplying pulses from a reference clock to a second counter; when the second counter counts to a preselected count, storing the count then in said first counter in a register and resetting both counters; comparing the stored count with a preselected expected count corresponding to said value; and incrementing or decrementing the VCO frequency according to whether the stored count is lower or higher than the expected count.
Claim 3
Dependent Claim
75 words
The method of claim 1, wherein the incrementing/decrementing step includes: incrementing or decrementing a third counter according to the sign and magnitude of the difference between said stored count and expected count determined during the comparing step; and transmitting said difference to a second DAC to voltage bias the VCO in one or more steps until the count in the register equals said expected count and the VCO is thereby set at its free-running frequency.
Claim 4
Dependent Claim
64 words
The method of claim 1, including the steps of: enabling the PLL; providing as part of the PLL, a digital integrator for converting a digital signal indicative of phase error magnitude to a digital signal indicative of frequency error magnitude; and dynamically adjusting the free-running frequency to within said preselected range when the frequency error magnitude of the PLL deviates from said preselected range.
Claim 5
Dependent Claim
20 words
The method of claim 1, wherein the VCO free-running frequency is reset automatically each time system power is turned on.
Claim 6
Independent Claim
110 words
A method of maintaining the free-running frequency of a VCO in a PLL within a preselected lock range, comprising the steps of: (1) disabling the PLL and while disabled (a) setting the free-running frequency into one DAC for providing an analog output indicative thereof; (2) enabling the PLL and (a) generating a digital phase error signal; digital frequency error signal; (c) adding said phase error and frequency error signals and supplying the result to another DAC for providing an analog output reflecting PLL frequency error; and (d) summing said outputs to produce a bias voltage to adjust the VCO frequency as necessary for normally maintaining it within said lock range.
Claim 7
Independent Claim
110 words
A method of maintaining the free-running frequency of a VCO in a PLL within a preselected lock range, comprising the steps of: (1) disabling the PLL and while disabled (a) setting the free-running frequency into one DAC for providing an analog output indicative thereof; (2) enabling the PLL and (a) generating a digital phase error signal; digital frequency error signal; (c) adding said phase error and frequency error signals and supplying the result to another DAC for providing an analog output reflecting PLL frequency error; and (d) summing said outputs to produce a bias voltage to adjust the VCO frequency as necessary for normally maintaining it within said lock range.
Claim 8
Dependent Claim
71 words
The method of claim 5, including the steps: if the VCO frequency deviates from said range, of dynamically adjusting said frequency by zeroing the frequency error signal to said second DAC but not the phase error signal; and supplying the frequency error signal to said one DAC; and summing the outputs of said DACs for causing a bias voltage to developed for adjusting the VCO frequency to within said lock range.
Claim 9
Dependent Claim
114 words
In an apparatus for setting the free-running frequency of a VCO in a PLL; a DAC in the PLL set substantially to the center of a preselected frequency lock range; a first counter for counting output frequency pulses of the VCO; a second counter for counting frequency pulses from a reference clock and providing a strobe pulse upon counting to a preselected count; a register in which the then existing count in said first counter is stored in response to the strobe pulse; a comparator conditioned by said strobe pulse for comparing the count stored in the register with a preselected expected count for providing an output when the stored and expected counts differ.
Claim 10
Dependent Claim
114 words
In an apparatus for setting the free-running frequency of a VCO in a PLL; a DAC in the PLL set substantially to the center of a preselected frequency lock range; a first counter for counting output frequency pulses of the VCO; a second counter for counting frequency pulses from a reference clock and providing a strobe pulse upon counting to a preselected count; a register in which the then existing count in said first counter is stored in response to the strobe pulse; a comparator conditioned by said strobe pulse for comparing the count stored in the register with a preselected expected count for providing an output when the stored and expected counts differ.
Claim 11
Dependent Claim
30 words
In the apparatus of claim 7: means including another DAC responsive to said output to increment or decrement the VCO output frequency for adjusting it toward its preselected free-running frequency.
Claim 12
Dependent Claim
153 words
Apparatus for setting the free-running frequency of a VCO forming part of an interconnected PLL ad FLL, said apparatus comprising: a DAC in the PLL; means for setting the DAC substantially to the center of a preselected frequency lock range; said FLL comprising a first counter for counting output pulses of the VCO; a second counter for counting pulses from a reference clock and providing a strobe pulse upon counting to a preselected count; a register in which the then existing count in said first counter is stored in response to the strobe pulse; a comparator conditioned by said strobe pulse for comparing the count stored in the register with a preselected expected count for providing an output when the stored and expected counts differ; and means including a third counter and another DAC, responsive to said output to increment or decrement the VCO output frequency for adjusting it toward its free-running frequency.
Claim 13
Dependent Claim
153 words
Apparatus for setting the free-running frequency of a VCO forming part of an interconnected PLL ad FLL, said apparatus comprising: a DAC in the PLL; means for setting the DAC substantially to the center of a preselected frequency lock range; said FLL comprising a first counter for counting output pulses of the VCO; a second counter for counting pulses from a reference clock and providing a strobe pulse upon counting to a preselected count; a register in which the then existing count in said first counter is stored in response to the strobe pulse; a comparator conditioned by said strobe pulse for comparing the count stored in the register with a preselected expected count for providing an output when the stored and expected counts differ; and means including a third counter and another DAC, responsive to said output to increment or decrement the VCO output frequency for adjusting it toward its free-running frequency.
Claim 14
Dependent Claim
57 words
The apparatus of claim 9, including: a digital integrator in the PLL for converting a digital signal indicative of phase error magnitude to a digital signal indicative of frequency error magnitude; and means including said integrator responsive to a frequency error magnitude exceeding said lock range to dynamically adjust the free-running frequency to within said preselected range.
Claim 15
Dependent Claim
36 words
The apparatus of claim 9, including means responsive to a signal which is active for a predetermined period of time each time system power is turned on to condition the apparatus to set the free-running frequency.
Claim 16
Dependent Claim
117 words
Apparatus for maintaining the free-running frequency of a VCO in a PLL within a preselected lock range, comprising: two DACs; means for setting the free-running frequency into one of said DACs for providing an analog output indicative thereof; means for generating a digital phase error signal; means for converting the phase error signal to a digital frequency error signal; means for adding said phase error and frequency error signals and supplying the result to the other of said DACs for providing an analog output reflecting the PLL frequency error; and means, including means for summing said outputs, to provide a bias voltage to adjust the VCO frequency as necessary for normally maintaining it within said lock range.
Claim 17
Dependent Claim
117 words
Apparatus for maintaining the free-running frequency of a VCO in a PLL within a preselected lock range, comprising: two DACs; means for setting the free-running frequency into one of said DACs for providing an analog output indicative thereof; means for generating a digital phase error signal; means for converting the phase error signal to a digital frequency error signal; means for adding said phase error and frequency error signals and supplying the result to the other of said DACs for providing an analog output reflecting the PLL frequency error; and means, including means for summing said outputs, to provide a bias voltage to adjust the VCO frequency as necessary for normally maintaining it within said lock range.
Claim 18
Dependent Claim
72 words
The apparatus of claim 12, including: means responsive to a deviation in the VCO frequency from said range to zero the frequency error signal to said other DAC but not the phase error signal thereto; means for supplying the frequency error signal to said one DAC; and means including means for summing the outputs of said DACs for providing a bias voltage to adjust the VCO frequency to within said lock range.
References Cited (Backward Citations)
US3651422A
Cited
US4380742A
Cited
US4543661A
Cited
US4528523A
Cited
US4654604A
Cited
US4672447A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-05-28 | 1993-11-27 | 1994-05-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-05-28 | 1997-11-27 | 1998-05-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-05-28 | 2001-11-27 | 2002-05-29 | $7700.00 | Window Closed / Lapsed |