← Back to Patent Explorer
US4928280A Expired / Lapsed US ⏱️ 0.0 years remaining

Fast processor for multi-bit error correction codes

Assignee: International Business Machines Corp
•
Filing: 1988-04-29
•
Granted: 1990-05-22
•
Expires: 2008-04-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus and method for performing error checking and syndrome generation on multibit characters of blocks of messages. The characters are processed ad seriatim and the symbols or syndromes are accumulated until all characters of a block have been processed. The check symbols are concatenated with the associated message block while the check symbols are accumulated for the next block. If there is a nonzero syndrome, the accumulated syndromes can be extracted while the syndromes for a next block are being generated.

Inventors

  • 👤 Marlin C. Nielson
  • 👤 Kenneth R. Woodruff

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 19:13
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/60; G06F7/72; G06F7/724; H; H03; H03M; H03M13/00; H03M13/03; H03M13/05; H03M13/13; H03M13/15; H03M13/27

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 146 words
Apparatus for generating check symbols for error correctable encoding of blocks of messages composed of serial, multibit characters comprising: means for receiving each successive character of a message; means for processing successive input characters with partial check symbols generated from preceding received characters to form new partial check symbols; means for accumulating partial check symbols until all message characters have been processed; means for outputting accumulated check symbols to be concatenated with the block of said message characters while a next block of message characters is processed by the receiving, processing, and accumulating means; means for selectively initializing said partial check symbols; means for selecting the number of check symbols to be generated for each block of messages; means for interleaving said message characters into sets; and means for partitioning said check symbols whereby each said partition is associated with a different set of interleaved characters.
Claim 2
Dependent Claim 146 words
Apparatus for generating check symbols for error correctable encoding of blocks of messages composed of serial, multibit characters comprising: means for receiving each successive character of a message; means for processing successive input characters with partial check symbols generated from preceding received characters to form new partial check symbols; means for accumulating partial check symbols until all message characters have been processed; means for outputting accumulated check symbols to be concatenated with the block of said message characters while a next block of message characters is processed by the receiving, processing, and accumulating means; means for selectively initializing said partial check symbols; means for selecting the number of check symbols to be generated for each block of messages; means for interleaving said message characters into sets; and means for partitioning said check symbols whereby each said partition is associated with a different set of interleaved characters.
Claim 3
Dependent Claim 16 words
The apparatus as claimed in claim 1 including: means for selecting the number of interleaved sets.
Claim 4
Dependent Claim 19 words
The apparatus as claimed in claim 2 including: means for selecting the number of check symbols in each partition.
Claim 5
Dependent Claim 31 words
The apparatus as claimed in claim 1 wherein said processing means includes: means for multiplying successive partial check symbols by predetermined functions to produce error-correctable characteristics in said partial check symbols.
Claim 6
Dependent Claim 63 words
The apparatus as claimed in claim 4 wherein said multiplying means includes: preset memory means having addressing means and data output means; means for supplying an address to said addressing means depending on said partial check symbols; and means for applying the contents of the memory means as the product of a function times the partial check symbol to said data output means.
Claim 7
Independent Claim 134 words
A method of generating check symbols for error correctable encoding of blocks of messages composed of serial, multibit characters comprising the steps of: receiving each successive character of the message; processing successive input characters with partial check symbols generated from preceding received characters to form new partial check symbols; accumulating partial check symbols until all message characters have been processed; outputting accumulated check symbols to be concatenated with the block of said message characters while a next block of message characters is processed by the receiving, processing, and accumulating steps; selectively initializing said partial check symbols; selecting the number of check symbols to be generated for each block of messages; interleaving said message characters into sets; and partitioning said check symbols whereby each said partition is associated with a different set of interleaved characters.
Claim 8
Independent Claim 134 words
A method of generating check symbols for error correctable encoding of blocks of messages composed of serial, multibit characters comprising the steps of: receiving each successive character of the message; processing successive input characters with partial check symbols generated from preceding received characters to form new partial check symbols; accumulating partial check symbols until all message characters have been processed; outputting accumulated check symbols to be concatenated with the block of said message characters while a next block of message characters is processed by the receiving, processing, and accumulating steps; selectively initializing said partial check symbols; selecting the number of check symbols to be generated for each block of messages; interleaving said message characters into sets; and partitioning said check symbols whereby each said partition is associated with a different set of interleaved characters.
Claim 9
Dependent Claim 16 words
The method claimed in claim 6 including the step of: selecting the number of interleaved sets.
Claim 10
Dependent Claim 21 words
The method claimed in claim 6 including the step of: means for selecting the number of check symbols in each partition.
Claim 11
Dependent Claim 31 words
The method claimed in claim 6 wherein said processing step includes the step of: multiplying successive partial check symbols by predetermined functions to produce error-correctable characteristics in said partial check symbols.

References Cited (Backward Citations)

US4450561A Cited
US4577237A Cited
US4667326A Cited
US4758902A Cited
US4763332A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-05-21 1993-11-20 1994-05-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-05-21 1997-11-20 1998-05-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-05-21 2001-11-20 2002-05-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag