← Back to Patent Explorer
US4925805A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a semiconductor device having an SOI structure using selectable etching

Assignee: US Philips Corp
•
Filing: 1989-04-03
•
Granted: 1990-05-15
•
Expires: 2009-04-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to a method of manufacturing a semiconductor device comprising a semiconductor body (1) having a buried insulating layer (7). Such a type of semiconductor device is known as a device of the SOI type. According to the invention, the starting material is a substrate (1) of monocrystalline semiconductor material with a top layer (2). Ions are implanted into a zone located under the top layer so that the zone becomes selectively etchable with respect to the remaining part of the substrate. The zone is then etched away, a cavity then being formed between the top layer (2) and the remaining part of the substrate (1). The cavity is filled at least in part with insulating material (7). By known techniques, semiconductor circuit elements can be provided in the top layer (2) thus disposed on the insulating layer (7).

Inventors

  • 👤 Alfred H. Van Ommen
  • 👤 Johanna M. L. Mulder
  • 👤 Johannes F. C. M. Verhoeven

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 22:03
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0145; H10W10/041; H10W10/061; H10W10/10; H10W10/17; H10W10/181; H10W10/40; Y; Y10; Y10S; Y10S438/00; Y10S438/914; Y10S438/924

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 106 words
A method of manufacturing a semiconductor device comprising the steps of (a) forming lattice defects in at least one buried zone of a semiconductor substrate of monocrystalline semiconductor material by implanting ions through a main surface of said substrate, said ions being electrically inert relative to said monocrystalline semiconductor material, and said ions introducing said lattice defects into said buried zone to form semiconductor material at said buried zone different than said monocrystalline material, (b) selectively etching away said different semiconductor material relative to said monocrystalline material to form a cavity at said buried zone, and (c) at least partially filling said cavity with insulating material.
Claim 2
Independent Claim 106 words
A method of manufacturing a semiconductor device comprising the steps of (a) forming lattice defects in at least one buried zone of a semiconductor substrate of monocrystalline semiconductor material by implanting ions through a main surface of said substrate, said ions being electrically inert relative to said monocrystalline semiconductor material, and said ions introducing said lattice defects into said buried zone to form semiconductor material at said buried zone different than said monocrystalline material, (b) selectively etching away said different semiconductor material relative to said monocrystalline material to form a cavity at said buried zone, and (c) at least partially filling said cavity with insulating material.
Claim 3
Dependent Claim 27 words
A method according to claim 1, wherein said step (b) is carried out at side surfaces of said semiconductor substrate, said cavity opening at said side surfaces.
Claim 4
Dependent Claim 16 words
A method according to claim 2, wherein said cavity is completely filled with said insulating material.
Claim 5
Dependent Claim 107 words
A method according to claim 1, wherein said step (b) is carried out by the further steps of (d) etching an opening to each of said at least one buried zones through said main surface of said substrate, and (e) selectively etching away said different semiconductor material through said opening, and wherein said step (c) is carried out by (f) forming a thin dielectric layer of said insulating material over walls of said opening and said cavity, and (g) thereafter filling said opening and said cavity with a polycrystalline semiconductor material, said polycrystalline semiconductor material being the same kind as said monocrystalline semiconductor material of said substrate.
Claim 6
Dependent Claim 98 words
A method according to claim 4, wherein after step (c) the following stesp are carried out (h) etching at least one second opening through said main surface into said substrate to a depth between at least two of said cavities, said second opening having a width extending etween said thin dielectric layer of said two cavities, and (i) filling said second opening with said insulating material of said dielectric layer to form a plurality of isolated islands of said monocrystalline material, said isolated islands being fully insulated from said substrate by said dielectric layer and said insulating material.
Claim 7
Dependent Claim 30 words
A method according to claim 5, wherein during said step (h) said etching of said second opening extends under said main surface into said substrate to said thin dielectric layer.
Claim 8
Dependent Claim 18 words
A method according to claim 4 or 5, wherein said opening is etched anisotropically through said main surface.
Claim 9
Dependent Claim 30 words
A method according to claim 4 or claim 5, wherein said thin dielectric layer is formed by exposing said walls of said opening and said cavity to an oxidizing medium.
Claim 10
Dependent Claim 43 words
A method according to claim 1 or claim 2 or claim 4 or claim 5, wherein before said step (a) is carried out, said semiconductor substrate is covered with a mask for masking against ion implantation at selected portions of said semiconductor substrate.
Claim 11
Dependent Claim 37 words
A method according to claim 1 or claim 2 or claim 4 or claim 5, wherein said semiconductor substrate is formed of silicon, and wherein during said step (a) said ions are selected from Group IV elements.
Claim 12
Dependent Claim 12 words
A method according to claim 10, wherein said ions are silicon ions.
Claim 13
Dependent Claim 50 words
A method according to claim 1 or claim 2 or claim 4 or claim 5, wherein said step (b) is carried out by one of selective etching with phosphoric acid at a temperature of about 150°-200° C. or of selective etching with a buffered solution of hydrofluoride at room temperature.
Claim 14
Dependent Claim 25 words
A method according to claim 1 or claim 2, wherein said step (c) is carried out to completely fill said cavity with said insulating material.
Claim 15
Dependent Claim 27 words
A method according to claim 13, wherein said step (c) is carried out by depositing silicon nitride or silicon oxide in said cavity from the vapor phase.

References Cited (Backward Citations)

US4264382A Cited
US4333227A Cited
JPS58121642A Cited
JPS58169934A Cited
EP0223694A2 Cited
JPS63114158A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-05-14 1993-11-13 1994-05-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-05-14 1997-11-13 1998-05-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-05-14 2001-11-13 2002-05-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag