← Back to Patent Explorer
US4924309A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and circuit arrangement for improving the resolution of the coefficients of digital signals, particularly digital TV signals

Assignee: Deutsche Thomson Brandt GmbH
•
Filing: 1988-08-23
•
Granted: 1990-05-08
•
Expires: 2008-08-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and apparatus for the improvement of the resolution of digital signals. In digital TV signals which are transformed into a frequency domain, irregularities in the pattern of the reproduced video signals occur because of rounding off errors, when the number of bits per sample is reduced during calculation of the coefficients. This is remedied by increasing the coefficients of the transformed signal values following at least one first coefficient, for example a DC-coefficient, and reducing them again after inverse transformation. This is applicable to digital systems using block processing in which, because of a limited amount of bits, a rounding off of the transmitted spectral coefficients is performed in the calculation.

Inventors

  • 👤 Wolfgang Hartnack
  • 👤 Heinz-Werner Keesen
  • 👤 Herbert Schutze

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 20:23
CPC Classifications
H; H04; H04L; H04L17/00; H04L17/16; H04N; H04N19/00; H04N19/60; H04L15/00

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 151 words
A method for improving the resolution of digital signals, in particular luminance and/or chrominance TV signals, composed of sampled values having an original value range, in a system in which the sampled values are transformed in blocks in such a way that one positive coefficient representing a DC-coefficient and several negative and/or positive coefficients representing AC-coefficients are created, each coefficients having a given value range, and each coefficient is in the course of calculation limited to a smaller range of values, rounded off and inversely transformed after transmission and/or storage, said method comprising: shifting the value range of each coefficient containing a DC-coefficient, after transformation and prior to transmission or storage, into the same value range as is occupied by the coefficients containing the AC-coefficients and providing each coefficient containing a DC-coefficient with a sign; and after transmission or storage, returning each coefficient containing a DC-coefficient to its original value range.
Claim 2
Independent Claim 151 words
A method for improving the resolution of digital signals, in particular luminance and/or chrominance TV signals, composed of sampled values having an original value range, in a system in which the sampled values are transformed in blocks in such a way that one positive coefficient representing a DC-coefficient and several negative and/or positive coefficients representing AC-coefficients are created, each coefficients having a given value range, and each coefficient is in the course of calculation limited to a smaller range of values, rounded off and inversely transformed after transmission and/or storage, said method comprising: shifting the value range of each coefficient containing a DC-coefficient, after transformation and prior to transmission or storage, into the same value range as is occupied by the coefficients containing the AC-coefficients and providing each coefficient containing a DC-coefficient with a sign; and after transmission or storage, returning each coefficient containing a DC-coefficient to its original value range.
Claim 3
Dependent Claim 61 words
A method as defined in claim 1 wherein said step of shifting comprises subtracting a value corresponding to one-half the given value range of each coefficient representing a DC-coefficient from the value of that coefficient, and said step of returning comprises adding to each shifted coefficient representing a DC-coefficient a value so that it is corresponding to the original value range.
Claim 4
Dependent Claim 45 words
A method as defined in claim 2 wherein the transformation and inverse transformation are each two-dimensional, said step of subtracting is carried out after transformation of the first dimension, and said step of returning is carried out after the inverse transformation of the last dimension.
Claim 5
Dependent Claim 213 words
A circuit arrangement for improving the resolution of digital signals, in particular of luminance and/or chrominance TV signals, composed of sampled values having an original value range, in a system including: direct transformation means for transforming the sampled values in blocks in such a way that one positive coefficient representing a DC-coefficient and several negative and/or positive coefficients representing AC-coefficients are created, each coefficient having a given value range, and each coefficient is in the course of calculation limited to a smaller range of values, and rounded off; inverse transformation means for inversely transforming the coefficients created in said direct transformation means into sampled values in the original value range; and means connected for transmitting the coefficients created in said direct transformation means to said inverse transformation means, said circuit arrangement comprising a first area shift circuit in said direct transformation means for shifting the value range of each coefficient representing a DC-coefficient into the same value range as is occupied by the coefficients representing AC-coefficients, and a second area shift circuit in said inverse transformation means for returning each coefficient representing a DC-coefficient to its original value range, each said area shift circuit including circuit means for generating or evaluating a sign for each coefficient depending on the magnitude of the coefficient.
Claim 6
Dependent Claim 213 words
A circuit arrangement for improving the resolution of digital signals, in particular of luminance and/or chrominance TV signals, composed of sampled values having an original value range, in a system including: direct transformation means for transforming the sampled values in blocks in such a way that one positive coefficient representing a DC-coefficient and several negative and/or positive coefficients representing AC-coefficients are created, each coefficient having a given value range, and each coefficient is in the course of calculation limited to a smaller range of values, and rounded off; inverse transformation means for inversely transforming the coefficients created in said direct transformation means into sampled values in the original value range; and means connected for transmitting the coefficients created in said direct transformation means to said inverse transformation means, said circuit arrangement comprising a first area shift circuit in said direct transformation means for shifting the value range of each coefficient representing a DC-coefficient into the same value range as is occupied by the coefficients representing AC-coefficients, and a second area shift circuit in said inverse transformation means for returning each coefficient representing a DC-coefficient to its original value range, each said area shift circuit including circuit means for generating or evaluating a sign for each coefficient depending on the magnitude of the coefficient.
Claim 7
Dependent Claim 74 words
A circuit arrangement as defined in claim 4 wherein said first area shift circuit is an adding circuit which applies to each DC-coefficient a subtrahend having a value equal to one-half of the value range of each coefficient representing a DC-coefficient, and said second area shift circuit is an adding circuit which applies to each coefficient an addend having a value equal to one-half of the value range of each coefficient representing a DC-coefficient.
Claim 8
Dependent Claim 88 words
A circuit arrangement as defined in claim 5 wherein each said transformation means performs a two-dimensional transformation and includes a first transformation circuit for performing a transformation in a first dimension and a second transformation circuit connected downstream of said first transformation circuit for performing a transformation in a second dimension, said first area shift circuit is connected downstream of said first transformation circuit of said direct transformation means, and said second area shift circuit is connected downstream of said second transformation circuit of said inverse transformation means.
Claim 9
Dependent Claim 88 words
A circuit arrangement as defined in claim 4 wherein each said transformation means performs a two-dimensional transformation and includes a first transformation circuit for performing a transformation in a first dimension and a second transformation circuit connected downstream of said first transformation circuit for performing a transformation in a second dimension, said first area shift circuit is connected downstream of said first transformation circuit of said direct transformation means, and said second area shift circuit is connected downstream of said second transformation circuit of said inverse transformation means.

References Cited (Backward Citations)

US4707738A Cited
US4654695A Cited
US4698689A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-05-07 1993-11-06 1994-05-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-05-07 1997-11-06 1998-05-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-05-07 2001-11-06 2002-05-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag