US4922452A
Expired / Lapsed
US
⏱️ 0.0 years remaining
10 Gigasample/sec two-stage analog storage integrated circuit for transient digitizing and imaging oscillography
Assignee: ANALYTEK Ltd MENLO PARK CA A CA CORP
•
Filing: 1987-11-16
•
Granted: 1990-05-01
•
Expires: 2007-11-16
Abstract
Abstract An analog integrated circuit is disclosed using integrated field effect transistor technology comprising a plurality of sampling and storage cells. A two-stage sampling cell design is used. The first stage incorporates a very small capacitor coupled to the input signal through a high speed gate. This gate, which is opened only by the simultaneous occurrence of row and column cells in the circuit, causes this first capacitor to capture at very high speed a sample of the analog signal under study. When all the first capture sections of the cell have captured on their capacitors a sample of the analog signal, a transfer gate is briefly opened to transfer the captured and buffered sample values to the second or storage section of the cells. This storage section incorporates a capacitor substantially larger than the capacitor in the capture section, and capable of storing the signal for a considerably longer time.
Inventors
- 👤 Raymond S. Larsen
- 👤 James T. Walker
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 13:15
CPC Classifications
G; G11; G11C; G11C27/00; G11C27/02; G11C27/024
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
209 words
A high speed data acquisition system for storing a succession of sampled values of an analog signal comprising analog signal input means and analog signal output means, a first analog bus connected to said input means and a second analog bus connected to said output means, a storage array comprising a plurality of cells arranged in rows and columns, row clock means coupled to said array for selectively activating each row of said array, column clock means coupled to said array for selectively activating each column of said array, said analog signal being directly coupled to said array to supplying said signal to the cells of said array, each of said cells comprising a first, capture section responsive to said row and column clock means for capturing one of said sample values at high speed, a storage section for holding said captured sample value for a relatively longer period than said capture section, an output buffer for transferring said captured sample to said analog signal output means, and transfer means for transferring said captured sample from said capture section to said storage section, whereby a very high speed sample of said analog signal may be taken by said capture section, said sample thereafter being transferred to said storage section.
Claim 2
Dependent Claim
209 words
A high speed data acquisition system for storing a succession of sampled values of an analog signal comprising analog signal input means and analog signal output means, a first analog bus connected to said input means and a second analog bus connected to said output means, a storage array comprising a plurality of cells arranged in rows and columns, row clock means coupled to said array for selectively activating each row of said array, column clock means coupled to said array for selectively activating each column of said array, said analog signal being directly coupled to said array to supplying said signal to the cells of said array, each of said cells comprising a first, capture section responsive to said row and column clock means for capturing one of said sample values at high speed, a storage section for holding said captured sample value for a relatively longer period than said capture section, an output buffer for transferring said captured sample to said analog signal output means, and transfer means for transferring said captured sample from said capture section to said storage section, whereby a very high speed sample of said analog signal may be taken by said capture section, said sample thereafter being transferred to said storage section.
Claim 3
Dependent Claim
46 words
A data acquisition system as in claim 1 wherein each of said capture sections and said storage sections includes a capacitor, said capture section capacitor being of a minimum value minimizing the capacitive load on said analog signal input is minimized, and maximizing bandwidth is maximized.
Claim 4
Dependent Claim
58 words
A data acquisition system as in claim 1 including means for periodically generating a transfer signal following the generation of row and column signals to a plurality of said cells, said transfer signal being simultaneously coupled to said transfer means of said plurality of said cells for transferring said captured samples to said storage section of said cells.
Claim 5
Dependent Claim
27 words
A data acquisition system as in claim 2 wherein said capture section capacitor is about 0.1 picofarad to achieve a signal bandwidth in excess of 1 GHz.
Claim 6
Dependent Claim
51 words
A data acquisition system as in claim 1 wherein said analog signal output means comprise a first buffer transistor coupled to the storage section capacitor for transferring the captured sample to the output, and a reference transistor cooperating with said buffer transistor to define a differential output signal to said outputs.
Claim 7
Dependent Claim
72 words
A data acquisition system as in claim 1 wherein said capture section comprises first and second transistors responsive to said row and column signals, respectively, to capture said samples of said analog signal, said first row signal responsive transistor being responsive to the trailing edge of said row signal to capture said sample, whereby the duration of each of said row signals is not determinative of the sample captured by said cell.
Claim 8
Dependent Claim
55 words
A data acquisition system as in claim 6 including timing means for generating said row and column signals, said row signals which are to be applied to successive cells in said array overlapping in duration and having closely spaced trailing edges, whereby a very rapid succession of samples of said analog signal may be taken.
Claim 9
Dependent Claim
55 words
A system as in claim 1 wherein a plurality of analog signal inputs to said columns of cells are tied in parallel to receive a single analog signal input whereby series of samples of a single analog signal equal to the total number of cells in the columns whose inputs are tied may be captured.
Claim 10
Dependent Claim
55 words
A system as in claim 1 including delay means connected between successive analog signal inputs of adjacent columns of said array, the same said row and column clock signals being applied to said adjacent columns whereby said adjacent columns store samples of said analog signal separated in time by the period of said delay line.
Claim 11
Dependent Claim
80 words
A data acquisition system as in claim 5 including a differential amplifier whose inputs are coupled to the outputs of said buffer transistor and said reference transistor, the output of said differential amplifier being the output signal to said analog output bus and being fed back to said reference transistor to minimize the difference in the outputs of said buffer and reference transistors, thereby reducing nonliniarities in the response of each cell in the array to less than ±1%, typically.
Claim 12
Dependent Claim
43 words
A system as in claim 6 wherein said columns are driven by a common set of devices, said inputs being connected to a plurality of sources to achieve simultaneous sampling of a relatively large number of analog signals provided by said different sources.
Claim 13
Dependent Claim
15 words
A system as in claim 1 realized in the form of a monolithic integrated circuit.
Claim 14
Dependent Claim
43 words
A system as in claim 7 wherein said columns are driven by a common set of devices, said inputs being connected to a plurality of sources to achieve simultaneous sampling of a relatively large number of analog signals provided by said different sources.
Claim 15
Dependent Claim
72 words
A data acquisition system as in claim 3 wherein said capture section comprises first and second transistors responsive to said row and column signals, respectively, to capture said samples of said analog signal, said first row signal responsive transistor being responsive to the trailing edge of said row signal to capture said sample, whereby the duration of each of said row signals is not determinative of the sample captured by said cell.
Claim 16
Dependent Claim
55 words
A data acquisition system as in claim 14 including timing means for generating said row and column signals, said row signals which are to be applied to successive cells in said array overlapping in duration and having closely spaced trailing edges, whereby a very rapid succession of samples of said analog signal may be taken.
Claim 17
Dependent Claim
43 words
A system as in claim 15 wherein said columns are driven by a common set of devices, said inputs being connected to a plurality of sources to achieve simultaneous sampling of a relatively large number of analog signals provided by said different sources.
Claim 18
Dependent Claim
79 words
A data acquisition system as in claim 16 including a differential amplifier whose inputs are coupled to the outputs of said buffer transistor and said reference transistor, the output of said differential amplifier being the output signal to said analog output bus and being fed back to said reference transistor to minimize the difference in the outputs of said buffer and reference transistors, thereby reducing nonliniarities in the response of each cell in the array to less than ±1%.
Claim 19
Dependent Claim
79 words
A data acquisition system as in claim 11 including a differential amplifier whose inputs are coupled to the outputs of said buffer transistor and said reference transistor, the output of said differential amplifier being the output signal to said analog output bus and being fed back to said reference transistor to minimize the difference in the outputs of said buffer and reference transistors, thereby reducing nonliniarities in the response of each cell in the array to less than ±1%.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-30 | 1993-10-30 | 1994-05-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-30 | 1997-10-30 | 1998-05-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-30 | 2001-10-30 | 2002-05-01 | $7700.00 | Window Closed / Lapsed |