US4920482A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiple mode microprogram controller
Assignee: Sony Corp
•
Filing: 1986-11-19
•
Granted: 1990-04-24
•
Expires: 2006-11-19
Abstract
Abstract An information processing apparatus comprising a program supplying portion, write signal generator, and a data processor, which includes a microprogram controller, microprogram memory, arithmetic unit, and a selector for selecting in an alternative way an address from the microprogram controller and an address from the program supplying portion and supplying the same to the microprogram memory. In the apparatus, it is adapted such that, in a first (program execution) mode, the address from the microprogram controller is supplied through the selector to the microprogram memory, in a second (reset, or stop) mode, the microprogram controller is supplied with a signal, whereby the same is caused to continuously generate program start addresses, and in a third (program transfer) mode, the address from the program supplying portion is supplied through the selector means to the microprogram memory and, according to a write signal from the write signal generator, the program from the program supplying portion is written in the microprogram memory. When supplying a plurality of different programs from the program supplying portion to the processors operating under the program, such a method can be used to treat the whole of the plurality of different programs as one program and supply this program to the processors at one time of transfer and separately supply an execution start address of one program out of the plurality of different programs to each of said processors.
Inventors
- 👤 Atsushi Hasebe
- 👤 Ryohei Kato
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 17:28
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/22; G06F9/24
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
192 words
An information processing apparatus comprising: a program supplying portion; write signal generator means; and a data processor including a microprogram controller, microprogram memory, arithmetic unit, and selector means for selecting an address from said microprogram controller and an address from said program supplying portion and supplying the selected address to said microprogram memory; and a manually actuatable mode signal generator for generating mode signals to effectuate a plurality of modes selected by the user of the apparatus, wherein in response to a first mode signal, said selector means supplies an address from said microprogram controller to said microprogram memory and a program is thereby executed, in response to a second mode signal, said selector means supplies an address from said microprogram controller to said microprogram memory and said microprogram controller is caused to generate program start addresses, and in response to a third mode signal, said selector means supplies an address from said program supplying portion to said microprogram memory and in response to a write signal from said write signal generator means fed to said program supplying portion, the program from said program supplying portion is written in the microprogram memory.
Claim 2
Dependent Claim
192 words
An information processing apparatus comprising: a program supplying portion; write signal generator means; and a data processor including a microprogram controller, microprogram memory, arithmetic unit, and selector means for selecting an address from said microprogram controller and an address from said program supplying portion and supplying the selected address to said microprogram memory; and a manually actuatable mode signal generator for generating mode signals to effectuate a plurality of modes selected by the user of the apparatus, wherein in response to a first mode signal, said selector means supplies an address from said microprogram controller to said microprogram memory and a program is thereby executed, in response to a second mode signal, said selector means supplies an address from said microprogram controller to said microprogram memory and said microprogram controller is caused to generate program start addresses, and in response to a third mode signal, said selector means supplies an address from said program supplying portion to said microprogram memory and in response to a write signal from said write signal generator means fed to said program supplying portion, the program from said program supplying portion is written in the microprogram memory.
Claim 3
Dependent Claim
61 words
An information processing apparatus according to claim 1, wherein said mode signal generator comprises switch means manually actuatable by a user of the apparatus, said switch means being connected to a voltage source, and logic means connected to said switch means for producing at least two binary output signals the states of which constitute said first, second, and third mode signals.
Claim 4
Dependent Claim
27 words
An information processing apparatus according to claim 1, further comprising a pipeline register connected between an output of said selector and an input of said microprogram memory.
Claim 5
Dependent Claim
57 words
An information processing apparatus according to claim 3, further comprising a fast clock signal generator, a slow clock signal generator, and a logic circuit connected to said mode signal generator, said fast clock signal generator and said slow clock signal generator each supplying a respective clock signal to said pipeline register in response to said mode signals.
Claim 6
Dependent Claim
43 words
An information processing apparatus according to claim 1 further comprising a register connected to said microprogram memory and to said microprogram controller and in response to said first mode signal an execution start address from the microprogram memory is latched into said register.
Claim 7
Dependent Claim
37 words
An information processing apparatus according to claim 5, wherein said register contains a reset code and in response to said second mode signal said register supplies said reset code to said instruction terminal of said microprogram controller.
Claim 8
Dependent Claim
88 words
An information processing apparatus according to claim 1 further comprising register means connected between the output of said microprogram memory and the input of said arithmetic unit and connected to said mode signal generator, and a predetermined code generator, said register means being connected to latch an output of said predetermined code generator and to selectively supply said output to the input of the arithmetic unit, whereby in response to said third mode signal said register means blocks the output of the microprogram memory from the arithmetic unit.
References Cited (Backward Citations)
US3478322A
Cited
US4021651A
Cited
GB1452015A
Cited
GB1455160A
Cited
GB1491804A
Cited
US3972025A
Cited
US4001788A
Cited
GB1556256A
Cited
US4179735A
Cited
GB1548497A
Cited
US4095270A
Cited
US4204252A
Cited
US4167779A
Cited
EP0042988A2
Cited
US4422144A
Cited
EP0073419A2
Cited
EP0100140A2
Cited
EP0106213A1
Cited
GB2127997A
Cited
GB2162346A
Cited
EP0195823A1
Cited
US4641238A
Cited
EP0215455A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-23 | 1993-10-23 | 1994-04-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-23 | 1997-10-23 | 1998-04-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-23 | 2001-10-23 | 2002-04-24 | $7700.00 | Window Closed / Lapsed |