US4920312A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiplier
Assignee: Toshiba Corp
•
Filing: 1988-09-22
•
Granted: 1990-04-24
•
Expires: 2008-09-22
Abstract
Abstract A multiplier having pulse width modulators for modulating input signals into pulse signals whose pulse widths are corresponding to the levels of the input signals and which are asynchronous to each other; an oscillator for outputting a pulse signal at a frequency higher than any one of those of the pulse signals from the pulse width modulators; a logical gate portion which receives the pulse signals from the pulse width modulators as well as the pulse signal from the oscillator to executes predetermined logical operation on the pulse signals; and a subtracter which calculates, according to the pulse widths of the pulse signals from the pulse width modulators, the number of pulses outputted within a predetermined interval from the oscillator to provide a signal proportional to the product of levels of the input signals.
Inventors
- 👤 Ryoji Maruyama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 15:41
CPC Classifications
G; G01; G01R; G01R22/00; G01R21/00; G01R21/133
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
219 words
A multiplier for producing the product of a first input signal and a second input signal comprising: a first pulse modulator for forming a first modulated pulse train, wherein the difference between the pulse width and half the pulse repetition period is proportional to said first input; a second pulse modulator for forming a second modulated pulse train wherein the difference between the pulse width and half the pulse repetition period is proportional to said second input; an oscillator for forming a first reference pulse train; a coincidence circuit connected to said first and second modulators and said oscillator, for determining coincidences between the levels of said first and second modulated pulse trains and for outputting said first reference pulse train received from said oscillator only when the coincidence takes place; a first counter connected to said coincidence circuit in order to count said first reference pulse train outputted from said coincidence circuit; a frequency divider connected to said oscillator for outputting a second reference pulse train at half the frequency of said first reference pulse train; a second counter connected to said frequency divider for counting said second reference pulse train; and a subtractor connected to said first and second counters in order to subtract the output of said first counter from the output of said second counter.
Claim 2
Dependent Claim
219 words
A multiplier for producing the product of a first input signal and a second input signal comprising: a first pulse modulator for forming a first modulated pulse train, wherein the difference between the pulse width and half the pulse repetition period is proportional to said first input; a second pulse modulator for forming a second modulated pulse train wherein the difference between the pulse width and half the pulse repetition period is proportional to said second input; an oscillator for forming a first reference pulse train; a coincidence circuit connected to said first and second modulators and said oscillator, for determining coincidences between the levels of said first and second modulated pulse trains and for outputting said first reference pulse train received from said oscillator only when the coincidence takes place; a first counter connected to said coincidence circuit in order to count said first reference pulse train outputted from said coincidence circuit; a frequency divider connected to said oscillator for outputting a second reference pulse train at half the frequency of said first reference pulse train; a second counter connected to said frequency divider for counting said second reference pulse train; and a subtractor connected to said first and second counters in order to subtract the output of said first counter from the output of said second counter.
Claim 3
Dependent Claim
34 words
The multiplier of claim 1 further comprising a timing circuit for repeatedly clearing said first and second counters at a certain interval or for latching the counted numbers of said first and second counters.
Claim 4
Dependent Claim
62 words
The multiplier of claim 1, wherein the pulse signals from said pulse modulators and oscillating means are processed to calculate, according to the pulse widths of the pulse signals from said pulse modulators, the number of pulses outputted within a predetermined interval from said oscillating means, thereby, to provide a signal proportional to the product of the levels of the input signals.
Claim 5
Dependent Claim
29 words
The multiplier of claim 1, wherein the output signals therefrom represent the multiplication of the input voltage by the input current, thereby providing an indication of electrical energy provided.
Claim 6
Dependent Claim
23 words
The multiplier of claim 4, further comprising a display means which displays, as electrical energy, a number of pulses outputted from said processor.
References Cited (Backward Citations)
FR2188170A1
Cited
GB1372978A
Cited
US3953795A
Cited
US4055804A
Cited
US4079313A
Cited
US4224671A
Cited
US4498138A
Cited
GB2094989A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-23 | 1993-10-23 | 1994-04-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-23 | 1997-10-23 | 1998-04-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-23 | 2001-10-23 | 2002-04-24 | $7700.00 | Window Closed / Lapsed |