US4918645A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Computer bus having page mode memory access
Assignee: WANG LAORATORIES Inc ONE INDUSTRIAL AVENUE LOWELL MA 01851 A CORP OF MA
•
Filing: 1987-09-17
•
Granted: 1990-04-17
•
Expires: 2007-09-17
Abstract
Abstract Method and apparatus are disclosed for use in a digital computer system having a system bus for interconnecting together various agents. A page mode type of memory access provides for the rapid transmission of a block of data across the bus. Blocked refresh circuitry is also employed which disables, if possible, the burst refresh of the memory until a data transfer is completed. A local processor upon an agent having a memory controlled in such manner is provided with a high priority signal line for overriding a current bus transfer for gaining access to the memory. During such a high priority access the blocked refresh circuitry operates in a manner somewhat similar to its operation during the sequential bus transfer, however fewer rows are refreshed during the burst refresh.
Inventors
- 👤 Brian E. J. Lagoy, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 01:48
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/12; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406; G11C7/00; G11C7/10; G11C7/1015; G11C7/1018; G11C7/1021
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
282 words
Memory control apparatus for use in a data processing system having at least a requesting agent and said replying agent electrically coupled together by a system bus, the requesting agent requesting access to a memory on the replying agent for storing and retrieving data therein over the system bus, the apparatus comprising: means, associated with a replying agent, for detecting a request for initiating an access to a memory on the replying agent, the request detecting means being coupled to a system bus, and request being made over the system bus by a requesting agent; means, responsive to the request detecting means detecting the request, for asserting a plurality of memory address control signals for accessing a plurality of times the memory on the replying agent, the control signals comprising at least a row address strobe signal associated with a memory row address and a column address strobe signal associated with a memory column address; and means for detecting a completion of the access to the memory, the completion detecting means being responsive to an end of access control signal generated by the requesting agent, the access completion detecting means being coupled to the memory address control signal asserting means for halting the operation thereof after the end of access control signal is detected; and wherein the memory address control signal asserting means asserts the memory address control signals by asserting the row address strobe in conjunction with a row address being indicative of a page of data within the memory, and thereafter asserts and deasserts a plurality of times the column address strobe signal in conjunction with a plurality of column addresses for performing a page mode type of memory access.
Claim 2
Dependent Claim
282 words
Memory control apparatus for use in a data processing system having at least a requesting agent and said replying agent electrically coupled together by a system bus, the requesting agent requesting access to a memory on the replying agent for storing and retrieving data therein over the system bus, the apparatus comprising: means, associated with a replying agent, for detecting a request for initiating an access to a memory on the replying agent, the request detecting means being coupled to a system bus, and request being made over the system bus by a requesting agent; means, responsive to the request detecting means detecting the request, for asserting a plurality of memory address control signals for accessing a plurality of times the memory on the replying agent, the control signals comprising at least a row address strobe signal associated with a memory row address and a column address strobe signal associated with a memory column address; and means for detecting a completion of the access to the memory, the completion detecting means being responsive to an end of access control signal generated by the requesting agent, the access completion detecting means being coupled to the memory address control signal asserting means for halting the operation thereof after the end of access control signal is detected; and wherein the memory address control signal asserting means asserts the memory address control signals by asserting the row address strobe in conjunction with a row address being indicative of a page of data within the memory, and thereafter asserts and deasserts a plurality of times the column address strobe signal in conjunction with a plurality of column addresses for performing a page mode type of memory access.
Claim 3
Dependent Claim
116 words
The memory control apparatus of claim 1 and further comprising: means for generating a memory refresh request signal at predetermined intervals; means for counting each of the refresh request signals; means, coupled to the refresh request signal counting means, for comparing a value of the counted refresh request signals to a predetermined threshold value and for determining when a number of counted refresh request signals equals or exceeds the predetermined threshold value; and means, responsive to the comparing means determining that a number of counted refresh request signals at least equals the predetermined threshold value, for refreshing a plurality of memory rows, the number of memory rows being refreshed being substantially equal to the counted value.
Claim 4
Dependent Claim
54 words
The memory control apparatus of claim 2 wherein the memory row refreshing means is coupled to the memory address control signal asserting means and is responsive to an operation of the memory address control signal asserting means for disabling refreshing of the memory during the operation of the memory address control signal asserting means.
Claim 5
Dependent Claim
95 words
The memory control apparatus of claim 3 wherein the comparing means further comprises means for comparing the value of the counted signals to a predetermined maximum value for determining when a number of counted refresh request signals equals the predetermined maximum value, and wherein the memory row refreshing means is further responsive to an operation of the maximum value comparing means for determining when the counted value equals the predetermined maximum value for suspending an operation of the memory address control signal asserting means and for refreshing a predetermined number of rows of the memory.
Claim 6
Dependent Claim
43 words
The memory control apparatus of claim 4 wherein the predetermined interval is approximately 13.8 microseconds, wherein the predetermined threshold value and the predetermined maximum value are 24 and 41, respectively, and wherein the predetermined number of rows is an even number of rows.
Claim 7
Dependent Claim
83 words
The memory control apparatus of claim 1 and further comprising: means for detecting a memory page boundary having inputs coupled to the memory column address and an output expressive of a state of the memory column address that is indicative of a memory page boundary; and means, responsive to the output of the memory page boundary detecting means, for deasserting the row address strobe signal, providing a memory row address expressive of another page of data, and reasserting the row address strobe signal.
Claim 8
Dependent Claim
99 words
The memory control apparatus of claim 4 wherein the replying agent further has a local data processing means coupled to the memory and wherein the memory control apparatus further comprises: means, responsive to an occurrence of a high priority memory access request from the local data processing means, for suspending an operation of the memory address control signal asserting means for accessing the memory in response to a request from the requesting agent; and means, responsive to an occurrence of a high priority memory access request, for enabling the accessing of the memory by the local data processing means.
Claim 9
Dependent Claim
55 words
The memory control apparatus of claim 7 wherein the memory row refreshing means is coupled to the memory address control signal asserting means and is responsive to an occurrence of a high priority memory access request for disabling the refresh of the memory during an operation of the local data processing means access enabling means.
Claim 10
Dependent Claim
37 words
The memory control apparatus of claim 8 wherein the predetermined interval is approximately 13.8 microseconds, wherein the threshold value and the maximum value are 24 and 41, respectively, and wherein the predetermined number of rows is two.
Claim 11
Dependent Claim
75 words
The memory control apparatus of claim 1 wherein said bus comprises three clock signal lines and wherein a first one of said clock signal lines has a first given frequency, a second one of said clock signal lines has a second given frequency substantially equal to two times said first given frequency and a third one of said clock signal lines has a third given frequency substantially equal to four times said first given frequency.
Claim 12
Dependent Claim
18 words
The memory control apparatus of claim 10 wherein said first given frequency is substantially equal to 5 MHZ.
Claim 13
Independent Claim
208 words
A method for controlling a memory for use in a data processing system having at least a requesting agent and a replying agent electrically coupled together by a system bus, the requesting agent requesting access to a memory on the replying agent for storing and retrieving data therein over the system bus, the method comprising the steps of: detecting a request from a requesting agent for initiating an access to said memory on a replying agent; asserting a plurality of memory address control signals for accessing the memory on the replying agent, the control signals comprising at least a row address strobe signal associated with a memory row address and a column address strobe signal associated with a memory column address; and detecting a logic state of an end of access system bus control signal that indicates a completion of the access to the memory; and wherein the step of asserting is accomplished by asserting the row address strobe signal in conjunction with a memory row address indicative of a page of data within the memory, and thereafter asserting and deasserting a plurality of times the column address strobe signal, in conjunction with a plurality of memory column addresses, for performing a page mode type of memory access.
Claim 14
Independent Claim
208 words
A method for controlling a memory for use in a data processing system having at least a requesting agent and a replying agent electrically coupled together by a system bus, the requesting agent requesting access to a memory on the replying agent for storing and retrieving data therein over the system bus, the method comprising the steps of: detecting a request from a requesting agent for initiating an access to said memory on a replying agent; asserting a plurality of memory address control signals for accessing the memory on the replying agent, the control signals comprising at least a row address strobe signal associated with a memory row address and a column address strobe signal associated with a memory column address; and detecting a logic state of an end of access system bus control signal that indicates a completion of the access to the memory; and wherein the step of asserting is accomplished by asserting the row address strobe signal in conjunction with a memory row address indicative of a page of data within the memory, and thereafter asserting and deasserting a plurality of times the column address strobe signal, in conjunction with a plurality of memory column addresses, for performing a page mode type of memory access.
Claim 15
Dependent Claim
86 words
The method of claim 12 and further comprising the steps of: generating a memory refresh request signal at predetermined intervals; counting each of the memory refresh request signals; comparing a value of the counted memory refresh request signals to a predetermined threshold value for determining when a number of counted memory refresh request signals equals or exceeds the predetermined threshold value; and refreshing a plurality of memory rows, a number of rows being refreshed being equal to the counted value of the memory refresh request signals.
Claim 16
Dependent Claim
29 words
The method of claim 13 and further comprising the step of suspending the step of refreshing a plurality of memory rows during a performance of the step of asserting.
Claim 17
Dependent Claim
64 words
The method of claim 14 wherein the step of comparing further comprises a step of: comparing the value of the counted memory refresh request signals to a predetermined maximum value; determining when the counted value of the memory refresh request signals equals the predetermined maximum value; suspending the performance of the step of asserting; and refreshing a predetermined number of rows of the memory.
Claim 18
Dependent Claim
40 words
The method of claim 15 wherein the predetermined interval is approximately 13.8 microseconds, wherein the threshold value and the predetermined maximum value are 24 and 41, respectively, and wherein the predetermined number of rows is an even number of rows.
Claim 19
Dependent Claim
61 words
The method of claim 12 wherein step of asserting further comprises the steps of: detecting a memory page boundary by monitoring the memory column address to detect a memory column address that is indicative of a memory page boundary; deasserting the row address strobe signal; providing a row address expressive of another page of data; and reasserting the row address strobe.
Claim 20
Dependent Claim
62 words
The method of claim 15 wherein the replying agent has a local data processing means coupled to the memory and further comprising the step of, in response to a request from the local data processing means for access to the memory: suspending the performance of the step of asserting; and enabling the accessing of the memory for the local data processing means.
Claim 21
Dependent Claim
29 words
The method of claim 18 and further comprising the step of suspending the performance of the step of refreshing a plurality of memory rows during the step of enabling.
Claim 22
Dependent Claim
35 words
The method of claim 19 wherein the predetermined interval is approximately 13.8 microseconds, wherein the threshold value and the maximum value are 24 and 41, respectively, and wherein the predetermined number of rows is two.
References Cited (Backward Citations)
US4716551A
Cited
US4694454A
Cited
US4701843A
Cited
US4754425A
Cited
US4700330A
Cited
US4691303A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-16 | 1993-10-16 | 1994-04-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-16 | 1997-10-16 | 1998-04-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-16 | 2001-10-16 | 2002-04-17 | $7700.00 | Window Closed / Lapsed |