US4916494A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Monolithic integrated planar semiconductor system and process for making the same
Assignee: Robert Bosch GmbH
•
Filing: 1987-10-06
•
Granted: 1990-04-10
•
Expires: 2007-10-06
Abstract
Abstract A monolithic integrated semiconductor device is described, wherein for the adjustment of the breakdown voltage a cover electrode (7) is disposed in the area of the pn-junctions and a corresponding potential is applied through a voltage divider (1) for adjusting the breakdown voltage. For maintaining a temperature independent breakdown voltage it is provided that the voltage divider (1) consists of resistors (R1, R2) in the form of diffused zones which have different doping levels. The resulting different temperature coefficients of the resistors (R1,R2) of the voltage divider cause a temperature dependent potential change of the cover electrode potential, whereby a temperature stabilization of the breakdown voltage is obtained.
Inventors
- 👤 Peter Flohrs
- 👤 Hartmut Michel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 20:08
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/641; H10D84/642; H10D1/00; H10D1/40; H10D1/43; H10D1/47; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D30/668; H10D64/00; H10D64/111
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
208 words
A monolithic integrated planar semiconductor device comprising at least one PN-junction including a substrate having a defined type of conductivity and a zone of a type of conductivity which is contrary to that of said substrate and is diffused into said substrate, said substrate having a passivation layer being situated on the surface from which said zone of said type of contrary conductivity is diffused into the substrate and covering space charge zones generated in said substrate when said PN-junction is biased in blocking direction, said PN-junction having a temperature-dependent breakdown voltage (U Br ), a cover electrode which is mounted over said passivation layer; a voltage divider including a first integrated resistor and a second integrated resistor, said voltage divider being connected in parallel to said PN-junction and a tap of which being connected with said cover electrode to bias the same with a divider voltage for adjusting said breakdown voltage; said first and second integrated resistors (R1, R2) having different temperature coefficients adjusted with respect to the temperature dependency of said breakdown voltage such that the resulting temperature-dependent divider voltage applied to said cover electrode (7) neutralizes said temperature dependency and makes the breakdown voltage (U Br ) of the PN-junction (9) substantially independent of temperature.
Claim 2
Dependent Claim
208 words
A monolithic integrated planar semiconductor device comprising at least one PN-junction including a substrate having a defined type of conductivity and a zone of a type of conductivity which is contrary to that of said substrate and is diffused into said substrate, said substrate having a passivation layer being situated on the surface from which said zone of said type of contrary conductivity is diffused into the substrate and covering space charge zones generated in said substrate when said PN-junction is biased in blocking direction, said PN-junction having a temperature-dependent breakdown voltage (U Br ), a cover electrode which is mounted over said passivation layer; a voltage divider including a first integrated resistor and a second integrated resistor, said voltage divider being connected in parallel to said PN-junction and a tap of which being connected with said cover electrode to bias the same with a divider voltage for adjusting said breakdown voltage; said first and second integrated resistors (R1, R2) having different temperature coefficients adjusted with respect to the temperature dependency of said breakdown voltage such that the resulting temperature-dependent divider voltage applied to said cover electrode (7) neutralizes said temperature dependency and makes the breakdown voltage (U Br ) of the PN-junction (9) substantially independent of temperature.
Claim 3
Dependent Claim
26 words
Semiconductor device in accordance with claim 1, including additional adjusting elements which are integrated with the voltage divider for adjusting the breakdown voltage U Br .
Claim 4
Dependent Claim
14 words
Semiconductor device in accordance with claim 2, wherein said adjusting elements are Zener diodes.
Claim 5
Dependent Claim
15 words
Semiconductor device in accordance with claim 2, wherein said adjusting elements are short circuit bridges.
Claim 6
Dependent Claim
252 words
A monolithic integrated planar semiconductor device comprising at least one PN-junction including a substrate having a defined type of conductivity and a zone of a type of conductivity which is contrary to that of said substrate and is diffused into said substrate, said substrate having a passivation layer being situated on the surface from which said zone of said type contrary conductivity is diffused into the substrate and covering space charge zones generated in said substrate when said PN-junction is biased in blocking direction, said PN-junction having a temperature-dependent breakdown voltage (U Br ); a cover electrode which is mounted over said passivation layer; a voltage divider including a first integrated resistor and a second integrated resistor, said voltage divider being connected in parallel to said PN-junction and a tap of which being connected with said cover electrode to bias the same with a divider voltage for adjusting said breakdown voltage; said first and second integrated resistors (R1, R2) having different temperature coefficients adjusted with respect to the temperature dependency of said breakdown voltage such that the resulting temperature-dependent divider voltage applied to said cover electrode (7) neutralizes said temperature dependency and makes the breakdown voltage (U Br ) of the PN-junction (9) substantially independent of temperature, and wherein said first integrated resistor has a higher doping for producing a higher temperature coefficient and is formed by diffusion and ion implantation whereas said second integrated resistor has a lower doping for producing a lower temperature coefficient and is formed by diffusion only.
Claim 7
Dependent Claim
252 words
A monolithic integrated planar semiconductor device comprising at least one PN-junction including a substrate having a defined type of conductivity and a zone of a type of conductivity which is contrary to that of said substrate and is diffused into said substrate, said substrate having a passivation layer being situated on the surface from which said zone of said type contrary conductivity is diffused into the substrate and covering space charge zones generated in said substrate when said PN-junction is biased in blocking direction, said PN-junction having a temperature-dependent breakdown voltage (U Br ); a cover electrode which is mounted over said passivation layer; a voltage divider including a first integrated resistor and a second integrated resistor, said voltage divider being connected in parallel to said PN-junction and a tap of which being connected with said cover electrode to bias the same with a divider voltage for adjusting said breakdown voltage; said first and second integrated resistors (R1, R2) having different temperature coefficients adjusted with respect to the temperature dependency of said breakdown voltage such that the resulting temperature-dependent divider voltage applied to said cover electrode (7) neutralizes said temperature dependency and makes the breakdown voltage (U Br ) of the PN-junction (9) substantially independent of temperature, and wherein said first integrated resistor has a higher doping for producing a higher temperature coefficient and is formed by diffusion and ion implantation whereas said second integrated resistor has a lower doping for producing a lower temperature coefficient and is formed by diffusion only.
Claim 8
Dependent Claim
26 words
Semiconductor device in accordance with claim 5, including additional adjusting elements which are integrated with the voltage divider for adjusting the breakdown voltage U Br .
Claim 9
Dependent Claim
14 words
Semiconductor device in accordance with claim 6, wherein said adjusting elements are Zener diodes.
Claim 10
Dependent Claim
15 words
Semiconductor device in accordance with claim 6, wherein said adjusting elements are short circuit bridges.
References Cited (Backward Citations)
US4258311A
Cited
US4618875A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-09 | 1993-10-09 | 1994-04-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-09 | 1997-10-09 | 1998-04-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-09 | 2001-10-09 | 2002-04-10 | $7700.00 | Window Closed / Lapsed |