US4914634A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reference voltage generator for CMOS memories
Assignee: International Business Machines Corp
•
Filing: 1988-12-14
•
Granted: 1990-04-03
•
Expires: 2008-12-14
Abstract
Abstract A semiconductor memory device including a pair of bit lines (BL, BL) having relatively high stray capacitances (C1, C2), a word line (WL), and a memory cell (MC1) connected to the bit lines and word line for selection by an address signal, and a restore circuit comprising a coupling/equalizing circuit (12) controlled by a BLR clock and a reference voltage generator (51) for quickly restoring the bit lines. The reference voltage generator (51) comprises both static and dynamic current sources. The static current source consists of a small N MOS transistor (N52) operating as a resistor load, while the dynamic current source consists of at least one small P MOS transistor (P'53, . . . ), connected in parallel with the N MOS transistor, and gated with a clock (BCC', . . . ) derived from the BLR clock, so that the P MOS transistor is turned ON during the restore time. An additional N device (N54) may be inserted between the reference line (RL) and ground (GND). The improved reference voltage of the present invention significantly reduces both consumed silicon area and restore time.
Inventors
- 👤 Chekib Akrout
- 👤 Pierre Coppens
- 👤 Bernard Denis
- 👤 Pierre-Yves Urena
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 13:07
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/413; G11C11/417; G11C11/419
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
148 words
In a semiconductor memory device including a pair of bit lines connected to a reference line, each bit line having a relatively high stray capacitance, a word line, a memory cell connected to said bit lines and word line for selection by an address signal, and a restore circuit comprising a coupling/equalizing circuit controlled by a bit line restore clock, and a reference voltage generator, the improvement comprising: said generator including the combination of, a static current source including a first MOS transistor of a first conductivity type operating as a resistor load connected between a first power supply and said reference line, and a dynamic current source including a second MOS transistor of a second conductivity type connected in parallel with said first MOS transistor and gated with a signal derived from said bit line restore clock so that it is turned ON during the restore time.
Claim 2
Dependent Claim
148 words
In a semiconductor memory device including a pair of bit lines connected to a reference line, each bit line having a relatively high stray capacitance, a word line, a memory cell connected to said bit lines and word line for selection by an address signal, and a restore circuit comprising a coupling/equalizing circuit controlled by a bit line restore clock, and a reference voltage generator, the improvement comprising: said generator including the combination of, a static current source including a first MOS transistor of a first conductivity type operating as a resistor load connected between a first power supply and said reference line, and a dynamic current source including a second MOS transistor of a second conductivity type connected in parallel with said first MOS transistor and gated with a signal derived from said bit line restore clock so that it is turned ON during the restore time.
Claim 3
Dependent Claim
57 words
A semiconductor memory device according to claim 1 wherein the said static current source further includes a third MOS transistor of said first type of conductivity connected between said reference line and a second power supply so as to bleed current to activate the generator and to avoid any coupling between said reference line and said generator.
Claim 4
Dependent Claim
61 words
A semiconductor memory device according to claim 1 wherein the said second MOS transistor consists of a plurality of n MOS transistors connected in parallel, the gates of which are connected to the outputs of a programmable adder controllable to select the number of active MOS transistors required to match the desired restore speed and/or the capacitive load to be driven.
Claim 5
Dependent Claim
18 words
A semiconductor memory device according to claim 1 wherein said first MOS transistor is of the N type.
Claim 6
Dependent Claim
112 words
In an improved restore circuit for restoring a highly capacitive bus to a reference voltage less than a voltage supplied by a power supply, said restore circuit of the type including coupling means connected between the bus and a reference line where the reference voltage is available, the improvement comprising: a static current source including a first MOS transistor of a first conductivity type operating as a resistor load connected between said power supply and said reference line; and a dynamic current source including a second MOS transistor of a second conductivity type connected in parallel with said first MOS transistor and so that it is turned ON during the restore time.
Claim 7
Dependent Claim
112 words
In an improved restore circuit for restoring a highly capacitive bus to a reference voltage less than a voltage supplied by a power supply, said restore circuit of the type including coupling means connected between the bus and a reference line where the reference voltage is available, the improvement comprising: a static current source including a first MOS transistor of a first conductivity type operating as a resistor load connected between said power supply and said reference line; and a dynamic current source including a second MOS transistor of a second conductivity type connected in parallel with said first MOS transistor and so that it is turned ON during the restore time.
Claim 8
Dependent Claim
54 words
An improved restore circuit according to claim 1, wherein said static current source also includes a third MOS transistor of said first type of conductivity connected between said reference line and a second power supply to bleed current to activate the generator and to avoid any coupling between said reference line and said generator.
Claim 9
Dependent Claim
61 words
An improved restore circuit according to claim 6, wherein said second MOS transistor consists of a plurality of n MOS transistors connected in parallel, the gates of which are connected to the outputs of a programmable adder controllable to select the desired number of active MOS transistors required to match the desired restore speed and/or the capacitive load to be driven.
Claim 10
Dependent Claim
19 words
An improved restore circuit according to claim 7, wherein the said first MOS transistor is of the N Type.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-04-02 | 1993-10-02 | 1994-04-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-04-02 | 1997-10-02 | 1998-04-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-04-02 | 2001-10-02 | 2002-04-03 | $7700.00 | Window Closed / Lapsed |