Bus master which selectively attempts to fill complete entries in a cache line

Claim 2

In a data processing system having a bus master for controlling transferring a predetermined operand from a system memory into an entry in a line of a cache memory via a data bus, wherein the predetermined operand or a portion thereof provided by the system memory during an initial bus cycle is insufficient in size or alignment to fill said entry, the bus master comprising: a data translator having a programmable logic device for indicating at least a portion of an address where the predetermined operand is to be written in the cache memory, for receiving a first size signal indicating bit size of the predetermined operand, and for receiving a second size signal indicating data port size between the bus master and system memory, and in response thereto, said programmable logic device providing an output control signal having a predetermined value corresponding to said input data and for use by the system, said output control signal indicating that an immediately subsequent bus cycle is an additional bus cycle line of the cache memory and which controls the subsequent filling of the entry by coupling data from the system memory which is required to fill the entry in the cache line, said data translator also detecting completion of the filling of the entry and providing an entry fill cycle complete signal in response thereto, said entry fill cycle complete signal being used by the system to set valid a predetermined valid entry bit in said cache line.

Claim 3

The data processing system of claim 1 wherein the bus master disables the data translator with a disable signal claim 4.

Claim 4

The data processing system of claim 1 wherein the data translator further provides an operand cycle complete signal for use by the bus master said operand cycle complete signal indicating termination of communication via the data bus between the system memory, cache memory and the bus master.

Claim 5

The data processing system of claim 3 wherein the bus master disables the data translator with a disable signal when said entry fill cycle complete signal is generated by the data translator, thereby terminating entry of the predetermined operand into the cache line.

Claim 6

The data processing system of claim 1 wherein the data translator further provides an operand cycle complete signal for use by the system, said operand cycle complete signal indicating termination of communication via the data bus between the system memory, cache memory and the bus master.

Claim 7

The data processing system of claim 5 wherein the bus master disables the data translator with a disable signal when said entry fill cycle complete signal is generated by the data translator, thereby terminating entry of the predetermined operand into the cache line.

Claim 8

The data processing system of claim 1 wherein the data translator is a programmable logic array.

Claim 9

In a data processing system having a bus master with a programmable logic device for controlling transferring a predetermined operand from a system memory into an entry in a line of a cache memory via a data bus, wherein the predetermined operand or a portion thereof provided by the system memory during a first bus cycle is insufficient in size or alingment to fill the entry, a method for storing the predetermined operand in the cache memory, comprising the steps of; providing data from the bus master indicating at least (a) an address identifier identifying where the predetermined operand is to be transferred to in the cache memory, (b) bit size of the predetermined operand, and (c) data port size between the bus master and system memory; translating the data from the bus master to indicate whether or not the predetermined operand provided by the system memory is insufficient in size or alignment to fill the entry, and in response to the translating of the data either: (1) completely filling the entry in the line of the cache memory with the predetermined operand in a single bus cycle, or if the entry is insufficient in size or alignment; (2) partially filling the entry in the line of the cace memory with the predetermined operand in the first bus cycle and completing filling the entry in one or more subsequent bus cycles by coupling additional data from the system memory to the cache memory until the entry in the line of the cache memory is full; and detecting completion of the filling of the entry and providing an entry fill cycle complete signal in response thereto.

Claim 10

In a data processing system having a bus master with a programmable logic device for controlling transferring a predetermined operand from a system memory into an entry in a line of a cache memory via a data bus, wherein the predetermined operand or a portion thereof provided by the system memory during a first bus cycle is insufficient in size or alingment to fill the entry, a method for storing the predetermined operand in the cache memory, comprising the steps of; providing data from the bus master indicating at least (a) an address identifier identifying where the predetermined operand is to be transferred to in the cache memory, (b) bit size of the predetermined operand, and (c) data port size between the bus master and system memory; translating the data from the bus master to indicate whether or not the predetermined operand provided by the system memory is insufficient in size or alignment to fill the entry, and in response to the translating of the data either: (1) completely filling the entry in the line of the cache memory with the predetermined operand in a single bus cycle, or if the entry is insufficient in size or alignment; (2) partially filling the entry in the line of the cace memory with the predetermined operand in the first bus cycle and completing filling the entry in one or more subsequent bus cycles by coupling additional data from the system memory to the cache memory until the entry in the line of the cache memory is full; and detecting completion of the filling of the entry and providing an entry fill cycle complete signal in response thereto.

Claim 11

The method of claim 8 wherein the predetermined operand is only partially stored in the entry of the line of cache memory and a portion of the predetermined operand is stored in a second line of the cache memory, wherein each entry in line of the memory cache is filled by additional operands from the system memory during bus cycles subsequent to the first bus cycle.

Claim 12

The method of claim 8 wherein the one or more additional operands are stored in the system memory adjacent to the predetermined operand.