§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4912401A Expired / Lapsed US ⏱️ 0.0 years remaining

Connection apparatus for interactively accessing an electronic device in a pin grid array socket

Assignee: Tektronix Inc
•
Filing: 1989-01-18
•
Granted: 1990-03-27
•
Expires: 2009-01-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A connection apparatus for interactively accessing over signal paths of minimum length the signals by which an electronic device with a large number of pins communicates with its environment through a pin grid array socket includes two printed circuit boards, each having a pin grid array socket or a plurality of individual receptacles for pins arranged in a pin grid array pattern, stacked vertically with their pin grid arrays vertically aligned. Each of these circuit boards has a receptacle side on top and a partial array of associated pins on the bottom. The total number of locations in these pin grid arrays exceeds the number of pins on the device, so that signals may be interrupted by the absence of a pin on the bottom of the top board, rerouted for interactive monitoring, sent to the bottom board by a pin in a location not used by the electronic device, and rerouted back to its original location in the pin grid array by runs on the bottom board so that it may be presented to a pin grid array socket in the device's environment by a pin in that location on the bottom of the bottom board. Circuitry for manipulating or emulating the interrupted signals can be placed on the top board where it is very close to the electronic device.

Inventors

  • 👤 II Anthony M. Nady
  • 👤 David G. Payne

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 21:39
CPC Classifications
H; H01; H01R; H01R12/00; H01R12/50; H01R12/51; H01R12/52; H01R12/523; H05; H05K; H05K7/00; H05K7/02; H05K7/10; H05K7/1053; H05K7/1076; H05K7/1084

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 270 words
A connection apparatus for accessing the signals sed by an electronic device to communicate with the environment of the electronic device, the electronic device having a plurality of pins arranged for connection to a pin grid array, the apparatus comprising: a top board, having a top side and a bottom side, the top side having a first pin grid array to receive the pins of the electronc device, the bottom side having a corresponding arrangement of pin locations, but with only a subset of the pin locations actually occupied by pins; and a bottom board, having a top side and a bottom side, the top side having a second pin grid array to receive the pins on the bottom side of the top board, the bottom side having a corresponding arrangement of pin locations, but with only a subset of the pin locations actually occupied by pins; means on the top board for routing signals from receptacle locations that receive pins from the electronic device but which do not have pins in the corresponding location on the bottom of the top board to locations which do not receive pins from the electronic device and do have pins in the corresponding location on the bottom of the top board; and means on the bottom board for routing signals from receptacle locations that receive pins from the top board but which do not have pins in the corresponding location on the bottom of the bottom board to locations which do not receive pins from the top board and do have pins in the corresponding location on the bottom of the bottom board.
Claim 2
Dependent Claim 270 words
A connection apparatus for accessing the signals sed by an electronic device to communicate with the environment of the electronic device, the electronic device having a plurality of pins arranged for connection to a pin grid array, the apparatus comprising: a top board, having a top side and a bottom side, the top side having a first pin grid array to receive the pins of the electronc device, the bottom side having a corresponding arrangement of pin locations, but with only a subset of the pin locations actually occupied by pins; and a bottom board, having a top side and a bottom side, the top side having a second pin grid array to receive the pins on the bottom side of the top board, the bottom side having a corresponding arrangement of pin locations, but with only a subset of the pin locations actually occupied by pins; means on the top board for routing signals from receptacle locations that receive pins from the electronic device but which do not have pins in the corresponding location on the bottom of the top board to locations which do not receive pins from the electronic device and do have pins in the corresponding location on the bottom of the top board; and means on the bottom board for routing signals from receptacle locations that receive pins from the top board but which do not have pins in the corresponding location on the bottom of the bottom board to locations which do not receive pins from the top board and do have pins in the corresponding location on the bottom of the bottom board.
Claim 3
Dependent Claim 38 words
An apparatus as recited in claim 1 further comprising means for interactively monitoring the signals used by the electronic device to communicate with the environment of the electronic device, said means disposed within the top board routing menas.
Claim 4
Dependent Claim 16 words
An apparatus as recited in claim 2 wherein the means for interactively monitoring is electronic circuitry.
Claim 5
Dependent Claim 20 words
An apparatus as recited in claim 3 wherein the electronic circuitry is under the control of a microprocessor development tool.
Claim 6
Dependent Claim 15 words
An apparatus as recited in claim 4 wherein the microprocessor development tool is an emulator.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-03-26 1993-09-25 1994-03-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-03-26 1997-09-25 1998-03-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-03-26 2001-09-25 2002-03-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag