← Back to Patent Explorer
US4908680A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor integrated circuit

Assignee: Mitsubishi Electric Corp
•
Filing: 1988-07-26
•
Granted: 1990-03-13
•
Expires: 2008-07-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor integrated circuit device includes a plurality of transistors each comprising a source region, a drain region, and a gate region, the source regions of the transistors are commonly connected to each other via via-holes produced through the semiconductor substrate at positions corresponding to the source regions, the gate regions of the transistors are commonly connected to each other on the semiconductor substrate, and the via-holes of the semiconductor substrate are arranged dispersively in two-dimensional direction in the surface of the semiconductor substrate.

Inventors

  • 👤 Hiroshi Matsuoka

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 13:30
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/254; H10D64/257; H10D84/0123; H10D84/0126; H10D84/0158

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 155 words
A semiconductor integrated circuit device comprising: a semiconductor substrate containing via-holes; a plurality of transistors, each including a source region and a drain region disposed on said semiconductor substrate and a gate region disposed between said source region and said drain region wherein the via-holes are disposed in said substrate at said source regions, said source regions of said transistors are commonly connected to each other through the via-holes , said gate and drain regions of said transistors are respectively commonly connected to each other on said semiconductor substrate, the via-holes in said semiconductor substrate are arranged in two dimensions in said semiconductor substrate, each of the via-holes lies along one of first and second generally parallel straight lines, and each pair of via-holes, consisting of one via-hole lying along the first line and one via-hole lying along the second line, lies on a straight line that is oblique to the first and second lines.
Claim 2
Dependent Claim 155 words
A semiconductor integrated circuit device comprising: a semiconductor substrate containing via-holes; a plurality of transistors, each including a source region and a drain region disposed on said semiconductor substrate and a gate region disposed between said source region and said drain region wherein the via-holes are disposed in said substrate at said source regions, said source regions of said transistors are commonly connected to each other through the via-holes , said gate and drain regions of said transistors are respectively commonly connected to each other on said semiconductor substrate, the via-holes in said semiconductor substrate are arranged in two dimensions in said semiconductor substrate, each of the via-holes lies along one of first and second generally parallel straight lines, and each pair of via-holes, consisting of one via-hole lying along the first line and one via-hole lying along the second line, lies on a straight line that is oblique to the first and second lines.
Claim 3
Dependent Claim 26 words
The semiconductor integrated circuit device as defined in claim 1 including via-holes lying along a third straight line generally parallel to the first and second lines.
Claim 4
Dependent Claim 49 words
The semiconductor integrated circuit device as defined in claim 2 wherein a via-hole lying along the third line intersects a straight line that is oblique to the first, second, and third lines and intersects a via-hole lying along the first line and a via-hole lying along the second line.

References Cited (Backward Citations)

US3969745A Cited
US4313126A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-03-12 1993-09-11 1994-03-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-03-12 1997-09-11 1998-03-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-03-12 2001-09-11 2002-03-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag