← Back to Patent Explorer
US4899155A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus and method for analogue to digital conversion

Assignee: Plessey Semiconductors Ltd
•
Filing: 1986-01-16
•
Granted: 1990-02-06
•
Expires: 2006-01-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An interpolating converter for digitizing an analogue signal, the converter in which comprises combiner means for receiving an analogue signal, one step digital quantizer means for receiving an input signal dependent upon an output signal from the combiner means, means for identifying the quantization error of the digital quantizer means, and feedback means for affording a signal dependent upon the quantization error of the digital quantizer means to the combiner means.

Inventors

  • 👤 Thomas Jackson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 17:23
CPC Classifications
H; H03; H03M; H03M3/00; H03M3/30; H03M3/39; H03M3/436; H03M3/412; H03M3/422; H03M3/43

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 218 words
An interpolating analogue to digital converter, comprising: a first analogue signal combiner having first and second inputs, and an output, and being arranged to receive at said first input a continuously variable analogue input signal having a predetermined bandwidth and being arranged to receive at said second input a quantization error signal in analogue form and to provide at said output a combined version of the signals at said first and second inputs; a one step digital quantizer means directly coupled to said output of the first signal combiner for producing a binary valued quantized signal, and clock means connected to the quantizer means having a clock rate substantially greater than the predetermined bandwidth of the input signal; a second signal combiner having a first input, a second input and output, the first input being coupled to receive said quantized signal and a second input being directly coupled to said output of the first signal combiner to receive a feed forward signal therefrom whereby to provide at said output of the second signal combiner said quantization error signal; and, feedback means for directly coupling the quantization error signal to the second input of the first combiner; the arrangement being such that said quantizer means provides a serial output of pulses representing a digitized value of the input signal.
Claim 2
Dependent Claim 218 words
An interpolating analogue to digital converter, comprising: a first analogue signal combiner having first and second inputs, and an output, and being arranged to receive at said first input a continuously variable analogue input signal having a predetermined bandwidth and being arranged to receive at said second input a quantization error signal in analogue form and to provide at said output a combined version of the signals at said first and second inputs; a one step digital quantizer means directly coupled to said output of the first signal combiner for producing a binary valued quantized signal, and clock means connected to the quantizer means having a clock rate substantially greater than the predetermined bandwidth of the input signal; a second signal combiner having a first input, a second input and output, the first input being coupled to receive said quantized signal and a second input being directly coupled to said output of the first signal combiner to receive a feed forward signal therefrom whereby to provide at said output of the second signal combiner said quantization error signal; and, feedback means for directly coupling the quantization error signal to the second input of the first combiner; the arrangement being such that said quantizer means provides a serial output of pulses representing a digitized value of the input signal.
Claim 3
Dependent Claim 18 words
An interpolating converter according to claim 1 wherein the one step digital quantiser means comprises a D-type flip-flop.
Claim 4
Dependent Claim 44 words
An interpolating converter according to claim 2 wherein the feedback means for affording the signal dependent upon the quantisation error of the one step digital quantiser means to the combiner means includes trimming means for trimming the quantisation error afforded to the combiner means.
Claim 5
Dependent Claim 19 words
An interpolating converter according to claim 3 wherein the combiner means and the further combiner means comprise operational amplifiers.
Claim 6
Dependent Claim 23 words
An interpolating converter according to claim 3 further including digital filter means coupled to the output of the one step digital quantiser means.
Claim 7
Dependent Claim 41 words
An interpolating converter according to claim 5 further including clock means coupled to the one step digital quantiser means and the digital filter means for providing synchronising clock pulses to the one step digital quantiser means and the digital filter means.

References Cited (Backward Citations)

US2927962A Cited
US4301446A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-02-05 1993-08-07 1994-02-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-02-05 1997-08-07 1998-02-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-02-05 2001-08-07 2002-02-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag