← Back to Patent Explorer
US4887235A Expired / Lapsed US ⏱️ 0.0 years remaining

Symbolic language data processing system

Assignee: Symbolics Inc
•
Filing: 1987-12-03
•
Granted: 1989-12-12
•
Expires: 2007-12-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A symbolic language data processing system comprises a sequencer unit, a data path unit, a memory control unit, a front-end processor, an I/O and a main memory connected on a common Lbus to which other peripherals and data units can be connected for intercommunication. The system architecture includes a novel bus network, a synergistic combination of the Lbus, microtasking, centralized error correction circuitry and a synchronous pipelined memory including processor mediated direct memory access, stack cache windows with two segment addressing, a page hash table and page hash table cache, garbage collection and pointer control a close connection of the macrocode and microcode which enables one to take interrupts in and out of the macrocode instruction sequences, parallel data type checking with tagged architecture, procedure call and microcode support, a generic bus and a unique insruction set to support symbolic language processing.

Inventors

  • 👤 John T. Holloway
  • 👤 David A. Moon
  • 👤 Howard I. Cannon
  • 👤 Thomas F. Knight
  • 👤 Bruce E. Edwards
  • 👤 Daniel L. Weinreb

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 14:17
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/30181; G06F9/30192; G06F11/00; G06F11/07; G06F11/0703; G06F11/0706; G06F11/073; G06F11/0751; G06F11/0793; G06F11/14; G06F11/1402; G06F12/00; G06F12/02; G06F12/0223; G06F12/023; G06F12/0253; G06F12/08; G06F12/10; G06F12/1027; G06F13/00; G06F13/14; G06F13/20; G06F13/28; G06F13/287; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4217; G06F8/00; G06F8/30; G06F8/31; G06F8/312; G06K; G06K13/00; G06K13/02; G06K13/08; G06K13/0806; G06K13/0825; F; F02; F02B; F02B75/00; F02B75/02; F02B2075/022; F02B2075/027; Y; Y10; Y10S; Y10S707/00; Y10S707/99951; Y10S707/99952; Y10S707/99953; Y10S707/99956; Y10S707/99957

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 203 words
In a method of data processing in a processor programmable in a symbolic programming language of the type including LISP and having automatic memory reclamation, wherein the processor repeatedly applies address words to gain memory to write data structures into main memory and read data structures from main memory to perform operations thereon, and the processor allocates previously used portions of main memory for writing data structures by reclaiming same, the improvement wherein the step of reclaiming comprises: a. defining address regions in main memory including a main space and a relatively smaller subsidiary space; b. writing new data structures into subsidiary space until it is full; and c. reclaiming subsidiary space when it is full by i. detecting the writing of a data structure into main space having a pointe into subsidiary space; ii. adding memory locations of pointer detected in step (i) to a given data structure; iii. halting operation of the processor; iv. locating all pointers to subsidiary space by referencing the given data structure; v. locating useful data structures in subsidiary space from the pointers located in step (iv) and; vi. copying the located useful data structures into main space until there are no further pointers into subsidiary space.
Claim 2
Dependent Claim 75 words
The method according to claim 1, wherein the operation of detecting the writing of a pointer comprises referencing a table of addresses indexed by at least some bits of the location being written to indicate if the address is in main space and referencing a table of addresses indexed by at least some bits of the contents of the pointer being written to indicate if the pointer being written is a pointer to subsidiary space.
Claim 3
Dependent Claim 21 words
The method according to claim 2, wherein the steps of referencing the tables is performed in parallel with writing into memory.
Claim 4
Dependent Claim 29 words
The method according to claim 1, wherein the step of adding comprises setting a bit in a table indexed by at least some bits of the address being written.
Claim 5
Dependent Claim 83 words
The method according to claim 1, further comprising separating main space into pages of memory, writing pages of memory into a secondary storage device, scanning each page of memory when written into the secondary storage device to see if the page contains a pointer to secondary space, updating an associated data structure to indicate for each page when a pointer to subsidiary space is present, thereafter reclaiming subsidiary space by copying the data structures pointed to by the pointers of the indicated pages.
Claim 6
Dependent Claim 180 words
The method according to claim 1, further comprising: defining three address regions in the main space including an old space, a copy space and a new space; and reclaiming old space during the repeated reading and writing by the processor by determining if an address desired by the processor is in old space by examining the address word in parallel with applying the address word to main memory and producing a trap if the address corresponds to old space and, if the trap is produced, copying the data structure associated with the address into a new address in copy space and writing a pointer into the address in old space indicating the new address in copy space and accessing each address in copy space to see if the data structure therein has a pointer to old space and if such pointer is present, moving the data structure from old space to a new address in copy space and updating the data structure of the accessed address in copy space to include a pointer to the new address in copy space.

References Cited (Backward Citations)

CA915310A Cited
AT42540B Cited
US3670307A Cited
US3670309A Cited
CA995823A Cited
CA1017871A Cited
CA1023056A Cited
US4128882A Cited
US4130885A Cited
AU518637B2 Cited
US4447875A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-12-11 1993-06-12 1993-12-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-12-11 1997-06-12 1997-12-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-12-11 2001-06-12 2001-12-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag