← Back to Patent Explorer
US4882608A Expired / Lapsed US ⏱️ 0.0 years remaining

Multilayer semiconductor device having multiple paths of current flow

Assignee: International Business Machines Corp
•
Filing: 1988-07-07
•
Granted: 1989-11-21
•
Expires: 2008-07-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multilayer semiconductor structure is disclosed having a plurality of conducting layers separated by a barrier layer. A common contact extends from an upper exposed surface to all the layers of the device and a surface contact extends from the upper surface into an uppermost conducting layer. Each of the conducting layers defines an independent channel of current flow thereby providing at least two independent current paths between the common contact and the surface contact. A Schottky barrier electrode is disposed on the surface of the structure between the common and surface contacts and is operable to selectively deplete charge carriers within the conducting layers sequentially to cause current to flow through the desired channel. The current flow in each channel results in an independent I/V characteristic curve in which one channel is linear and the other channel is non-linear.

Inventors

  • 👤 Theoren P. Smith, III

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 09:23
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10D; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/473; H10D30/4732; H10D62/00; H10D62/10; H10D62/17; H10D62/213; H10D62/221; H10D64/00; H10D64/20

Claims Analysis

Total Claims: 31
Claim 1
Independent Claim 161 words
A multilayer semiconductor structure comprising: a plurality of superimposed layers of semiconductor material disposed on a substrate essentially parallel to an exposed surface, at least two of said layers being conducting layers containing charge carriers, each of said at least two conducting layers being separated by a barrier region; a first contact extending from said exposed surface through said plurality of layers to electrically contact each of said at least two conducting layers, a second contact separated from said first contact and extending from said exposed surface to electrically contact an uppermost of said at least two conducting layers, each of said at least two conducting layers defining an independent channel of current flow thereby providing at least two independent current paths between said first and second contacts; and a carrier depletion control means disposed on said exposed surface between said first and second contacts and operable to selectively deplete charge carriers in the said at least two conducting layers sequentially.
Claim 2
Dependent Claim 161 words
A multilayer semiconductor structure comprising: a plurality of superimposed layers of semiconductor material disposed on a substrate essentially parallel to an exposed surface, at least two of said layers being conducting layers containing charge carriers, each of said at least two conducting layers being separated by a barrier region; a first contact extending from said exposed surface through said plurality of layers to electrically contact each of said at least two conducting layers, a second contact separated from said first contact and extending from said exposed surface to electrically contact an uppermost of said at least two conducting layers, each of said at least two conducting layers defining an independent channel of current flow thereby providing at least two independent current paths between said first and second contacts; and a carrier depletion control means disposed on said exposed surface between said first and second contacts and operable to selectively deplete charge carriers in the said at least two conducting layers sequentially.
Claim 3
Dependent Claim 22 words
The multilayer semiconductor structure of claim 1 wherein said carrier depletion control means includes an electrode adapted to receive a bias voltage.
Claim 4
Dependent Claim 14 words
The multilayer semiconductor structure of claim 2 wherein said electrode includes a Schottky barrier.
Claim 5
Dependent Claim 19 words
The multilayer semiconductor structure of claim 1 wherein at least said uppermost conducting layer comprises a doped compound semiconductor.
Claim 6
Dependent Claim 23 words
The multilayer semiconductor structure of claim 4 wherein at least one conducting layer other than said uppermost layer contains a 2 DEG layer.
Claim 7
Dependent Claim 22 words
The multilayer semiconductor structure of claim 5 wherein the at least one 2 DEG layer is contained within an undoped compound semiconductor.
Claim 8
Dependent Claim 36 words
The multilayer semiconductor structure of claim 1 wherein said barrier region comprises at least one layer of semiconductor having a conduction band energy larger than the conduction band energy of the at least two conducting layers.
Claim 9
Dependent Claim 16 words
The multilayer semiconductor structure of claim 1 wherein said first and second contacts are ohmic contacts.
Claim 10
Dependent Claim 15 words
The multilayer semiconductor structure of claim 8 wherein said ohmic contacts are metallic alloy contacts.
Claim 11
Dependent Claim 157 words
A multilayer semiconductor structure comprising: A plurality of superimposed layers of semiconductor material disposed on a substrate essentially parallel to an exposed surface, at least two of said layers containing charge carriers, each of said conducting layers being separated by a barrier region; a first contact extending from said exposed surface through said plurality of layers to electrically contact each of said at least two conducting layers, a second contact separated from said first contact and extending from said exposed surface to electrically contact an uppermost of said at least two conducting layers, each of said at least two conducting layers defining an independent channel of current flow thereby providing at least two independent current paths between said first and second contacts, each of said channels having an independent I/V characteristic curve; and means for selectively switching the flow of current between said independent current paths and completely blocking current flow between said first and second contacts.
Claim 12
Dependent Claim 157 words
A multilayer semiconductor structure comprising: A plurality of superimposed layers of semiconductor material disposed on a substrate essentially parallel to an exposed surface, at least two of said layers containing charge carriers, each of said conducting layers being separated by a barrier region; a first contact extending from said exposed surface through said plurality of layers to electrically contact each of said at least two conducting layers, a second contact separated from said first contact and extending from said exposed surface to electrically contact an uppermost of said at least two conducting layers, each of said at least two conducting layers defining an independent channel of current flow thereby providing at least two independent current paths between said first and second contacts, each of said channels having an independent I/V characteristic curve; and means for selectively switching the flow of current between said independent current paths and completely blocking current flow between said first and second contacts.
Claim 13
Dependent Claim 24 words
The multilayer semiconductor structure of claim 10 wherein the I/V characteristic curve of at least one of said paths has a negative differential resistance.
Claim 14
Dependent Claim 41 words
The multilayer semiconductor structure of claim 11 wherein said at least two conducting layers includes said uppermost layer and a lower 2 DEG layer, said uppermost layer comprising doped GaAs and said 2 DEG layer contained within an undoped GaAs layer.
Claim 15
Dependent Claim 17 words
The multilayer semiconductor structure of claim 12 wherein said barrier region includes a layer of undoped AlGaAs.
Claim 16
Dependent Claim 24 words
The multilayer semiconductor structure of claim 12 wherein said barrier region includes two layers of undoped AlGaAs separated by an undoped layer of GaAs.
Claim 17
Dependent Claim 28 words
The multilayer semiconductor structure of claim 11 wherein said at least two conducting layers includes said uppermost layer of doped GaAs and a lower layer of doped GaAs.
Claim 18
Dependent Claim 17 words
The multilayer semiconductor structure of claim 15 wherein said barrier region includes a layer of undoped AlGaAs.
Claim 19
Dependent Claim 24 words
The multilayer semiconductor structure of claim 16 wherein said barrier region includes two layers of undoped AlGaAs separated by an undoped layer of GaAs.
Claim 20
Dependent Claim 17 words
The multilayer semiconductor structure of claim 11 wherein said barrier region includes a layer of undoped AlAs.
Claim 21
Dependent Claim 31 words
The multilayer semiconductor structure of claim 11 wherein said at least two conducting layers includes said uppermost layer of doped GaAs and an intermediate and a lower layer of doped GaAs.
Claim 22
Dependent Claim 17 words
The multilayer semiconductor structure of claim 19 wherein said barrier region includes a layer of undoped AlGaAs.
Claim 23
Dependent Claim 32 words
The multilayer semiconductor structure of claim 14 wherein said switching means includes means for preventing current flow between said first and second contacts sequentially in said uppermost layer and said lower layer.
Claim 24
Dependent Claim 43 words
The multilayer semiconductor structure of claim 21 wherein said means for preventing current flow includes a carrier depletion control means disposed on said exposed surface between said first and second contacts and operable to selectively deplete charge carriers within said conducting layer sequentially.
Claim 25
Dependent Claim 17 words
The multilayer semiconductor structure of claim 22 wherein said carrier depletion control means includes a Schottky barrier.
Claim 26
Dependent Claim 32 words
The multilayer semiconductor structure of claim 18 wherein said switching means includes means for preventing current flow between said first and second contacts sequentially in said uppermost layer and said lower layer.
Claim 27
Dependent Claim 43 words
The multilayer semiconductor structure of claim 18 wherein said means for preventing current flow includes a carrier depletion control means disposed on said exposed surface between said first and second contacts and operable to selectively deplete charge carriers within said conducting layers sequentially.
Claim 28
Dependent Claim 17 words
The multilayer semiconductor structure of claim 18 wherein said carrier depletion control means includes a Schottky barrier.
Claim 29
Dependent Claim 32 words
The multilayer semiconductor structure of claim 20 wherein said switching means includes means for preventing current flow between said first and second contacts sequentially in said uppermost layer and said lower layer.
Claim 30
Dependent Claim 43 words
The multilayer semiconductor structure of claim 20 wherein said means for preventing current flow includes a carrier depletion control means disposed on said exposed surface between said first and second contacts and operable to selectively deplete charge carriers within said conducting layers sequentially.
Claim 31
Dependent Claim 17 words
The multilayer semiconductor structure of claim 20 wherein said carrier depletion control means includes a Schottky barrier.

References Cited (Backward Citations)

US4755857A Cited
US4455564A Cited
US4424525A Cited
US4471367A Cited
US4688061A Cited
JPS5925275A Cited
JPS5963769A Cited
US4558337A Cited
US4806998A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-11-20 1993-05-22 1993-11-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-11-20 1997-05-22 1997-11-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-11-20 2001-05-22 2001-11-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag