← Back to Patent Explorer
US4878026A Expired / Lapsed US ⏱️ 0.0 years remaining

Measuring circuit of the DC component of the current flowing through the primary winding of the output transformer of an inverter

Assignee: Merlin Gerin SA
•
Filing: 1987-12-28
•
Granted: 1989-10-31
•
Expires: 2007-12-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The measuring circuit comprises an integrator to which a signal representative of the current flowing through the primary winding of the output transformer of an inverter is applied. The integrator output signal is reset at the beginning of each period of the A.C. component of said current and is applied to a sample and hold stage whose output signal represents the integrator output signal just before it is reset. An intermediate stage is arranged between the integrator and the sample and hold stage to reduce the influence of load impacts by limiting the maximum possible variation of the output signal during the sampling period.

Inventors

  • 👤 Philippe Moreau
  • 👤 Jean-Noel Fiorina

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 14:14
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/145; G01R19/15; G01R19/0007; G01R19/0015

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 207 words
A measuring circuit of the D.C. component of the current flowing through the primary winding of the output transformer of an inverter, comprising a detection device producing a signal representative of the current flowing through said winding, an integrator designed to integrate said signal detected on a period of the A.C. component of the current, the integrator output signal being reset at the beginning of each of said periods and being applied to a sample and hold stage designed to sample it just before it is reset, in such a way as to supply on output a signal representative of the mean amplitude of the D.C. component present during the previous period and wherein the integrator output signal is applied to the sample and hold stage via an intermediate stage comprising a first operational amplifier whose positive input is grounded and whose negative input is connected to the integrator output by a first resistor and to the sample and hold stage input by a second resistor, a third resistor being arranged between the output of the first operational amplifier and the sample and hold stage input, in such a way as to limit the maximum possible variation of the measuring circuit output signal during the sampling period.
Claim 2
Dependent Claim 207 words
A measuring circuit of the D.C. component of the current flowing through the primary winding of the output transformer of an inverter, comprising a detection device producing a signal representative of the current flowing through said winding, an integrator designed to integrate said signal detected on a period of the A.C. component of the current, the integrator output signal being reset at the beginning of each of said periods and being applied to a sample and hold stage designed to sample it just before it is reset, in such a way as to supply on output a signal representative of the mean amplitude of the D.C. component present during the previous period and wherein the integrator output signal is applied to the sample and hold stage via an intermediate stage comprising a first operational amplifier whose positive input is grounded and whose negative input is connected to the integrator output by a first resistor and to the sample and hold stage input by a second resistor, a third resistor being arranged between the output of the first operational amplifier and the sample and hold stage input, in such a way as to limit the maximum possible variation of the measuring circuit output signal during the sampling period.
Claim 3
Dependent Claim 111 words
The circuit according to claim 1, wherein the integrator is constituted by a second operational amplifier whose positive input is earthed and whose negative input is connected to the output by a first capacitor, a first normally open switch being fitted in parallel on the first capacitor and being closed for a short time, under the control of a signal, at the beginning of each period of the A.C. component of the current, so as to reset the integrator, the signal representative of the current flowing through the inverter output transformer being constituted by a voltage and applied to the negative input of the second operational amplifier via a fourth resistor.
Claim 4
Dependent Claim 29 words
The circuit according to claim 2, wherein the control signal of the first switch is obtained from a signal representative of the A.C. component of the current passing zero.
Claim 5
Dependent Claim 75 words
The circuit according to claim 1, wherein the sample and hold stage is constituted by a third operational amplifier whose negative input is connected to the output and whose positive input is connected via a second capacitor to the ground and via a second normally open switch to the sample and hold stage input, the second switch being closed for a short time, under the control of a signal, just before the integrator is reset.
Claim 6
Dependent Claim 29 words
The circuit according to claim 4, wherein the control signal of the second switch is obtained from a signal representative of the A.C. component of the current passing zero.

References Cited (Backward Citations)

US3193803A Cited
US3657631A Cited
DE3040753A1 Cited
US4459546A Cited
US4608533A Cited
GB2143958A Cited
US4556842A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-10-30 1993-05-01 1993-10-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-10-30 1997-05-01 1997-10-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-10-30 2001-05-01 2001-10-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag