US4872109A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Enhanced CPU return address stack
Assignee: Tandem Computers Inc
•
Filing: 1987-11-02
•
Granted: 1989-10-03
•
Expires: 2007-11-02
Abstract
Abstract Hardware for performing microcode branching in a central processing unit allows for two different speeds of branches which can be used by microcode and includes flexibility to optionally inhibit the extra lines which enter the pipeline on a branch. A default branch path can be taken for a test result not yet available and can be replaced with a correct branch target during a clock pause if the test result is false. A return address stack is provided with decoupled loading and pushing to accommodate the two branching speeds. Microcode can specify loading the return address stack with a literal or register value to allow vectored branching and return to a desired line after a delayed call.
Inventors
- 👤 Robert W. Horst
- 👤 Richard L. Harris
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 02:35
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3802; G06F9/3804; G06F9/3806; G06F9/22; G06F9/26; G06F9/262; G06F9/264; G06F9/3836; G06F9/3842; G06F9/3844
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
296 words
In a computer pipeline system using microcode instructions which can generate first and second branch signals at different times, a stack for storing and for selectively rotating stack data to an output of the stack in response to control signals, comprising: a plurality of individual sequentially arranged storage elements, including at least first and second storage elements for storing said stack data, said first storage element situated at a beginning end of said plurality of sequentially arranged storage elements, said second storage element situated following said first storage element in said plurality of sequentially arranged storage elements, said output of the stack being coupled to said second storage element; a plurality of multiplexing means for interconnecting said plurality of storage elements in series fashion, said plurality of multiplexing means being operable to select a source of stack data input to each of said plurality of individual storage elements; input means having an output connected to first and second multiplexing means of said plurality of multiplexing means, and an input for receiving stack data; and select logic means connected to each of said multiplexing means for providing control signals to each of said plurality of multiplexing means including, at least one first control signal for causing the rotation of said stack data from each storage element to either an immediately succeeding or preceding storage element, and at least one second control signal provided to said first and second multiplexing means for selecting said input means to load a new element of stack data to said first storage element in response to said first branch signal and to load said new element of stack data to said second storage element in response to said second branch signal; whereby loading and rotating stack data in said stack are decoupled.
Claim 2
Dependent Claim
296 words
In a computer pipeline system using microcode instructions which can generate first and second branch signals at different times, a stack for storing and for selectively rotating stack data to an output of the stack in response to control signals, comprising: a plurality of individual sequentially arranged storage elements, including at least first and second storage elements for storing said stack data, said first storage element situated at a beginning end of said plurality of sequentially arranged storage elements, said second storage element situated following said first storage element in said plurality of sequentially arranged storage elements, said output of the stack being coupled to said second storage element; a plurality of multiplexing means for interconnecting said plurality of storage elements in series fashion, said plurality of multiplexing means being operable to select a source of stack data input to each of said plurality of individual storage elements; input means having an output connected to first and second multiplexing means of said plurality of multiplexing means, and an input for receiving stack data; and select logic means connected to each of said multiplexing means for providing control signals to each of said plurality of multiplexing means including, at least one first control signal for causing the rotation of said stack data from each storage element to either an immediately succeeding or preceding storage element, and at least one second control signal provided to said first and second multiplexing means for selecting said input means to load a new element of stack data to said first storage element in response to said first branch signal and to load said new element of stack data to said second storage element in response to said second branch signal; whereby loading and rotating stack data in said stack are decoupled.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-10-02 | 1993-04-03 | 1993-10-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-10-02 | 1997-04-03 | 1997-10-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-10-02 | 2001-04-03 | 2001-10-03 | $7700.00 | Window Closed / Lapsed |