← Back to Patent Explorer
US4868922A Expired / Lapsed US ⏱️ 0.0 years remaining

Data modulation/demodulation system utilizing demodulation clocks that differ in phase

Assignee: Sharp Corp
•
Filing: 1987-01-30
•
Granted: 1989-09-19
•
Expires: 2007-01-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data modulation/demodulation system reproducing data that is divided and recorded in a plurality of blocks on a recording medium. The data modulation/demodulation system utilizes the steps of modulating the data by adding specified data bit patterns to the data bits of each block and reproducing the data which have been obtained by adding specified code bit patterns. The bit rows are independently demodulated by demodulation clocks which differ in phase. The demodulation bit pattern of the above code bit pattern which was added at the time of recording and the bit pattern which was demodulated by the different modulation clocks are compared with each other to determine which data is wrong. The correct demodulated data is selected according to this comparison and transmitted.

Inventors

  • 👤 Kentaro Tsuji
  • 👤 Tsuneo Fujiwara
  • 👤 Shigemi Maeda
  • 👤 Taeshi Yamaguchi
  • 👤 Toshihisa Deguchi
  • 👤 Shozou Kobayashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 03:04
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/12; G11B20/14; G11B20/1403; G11B20/1423; G11B20/1426; G11B27/00; G11B27/10; G11B27/19; G11B27/28; G11B27/30; G11B27/3027; H; H03; H03M; H03M5/00; H03M5/02; H03M5/04; H03M5/14; H03M5/145; G11B2220/00; G11B2220/20

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 133 words
A data modulating/demodulating method of reproducing correct data which has been divided and recorded in a plurality of blocks on a recording medium, comprising the steps of: (a) recalling data recorded in the plurality of blocks from the recording medium; (b) modulating the data being recalled in step (a); (c) adding predetermined data bit patterns to the data bits of each block of data being recalled in step (a); (d) demodulating independent bit rows by using at least two demodulation clocks differing in phase; (e) producing distinct demodulated data from each said demodulation clock; (f) comparing the distinct demodulated data to the data produced in step (c) to determine which distinct demodulated data is correct; (g) selecting the correct distinct demodulated data; and (h) delivering the selected demodulated data to an external apparatus.
Claim 2
Dependent Claim 133 words
A data modulating/demodulating method of reproducing correct data which has been divided and recorded in a plurality of blocks on a recording medium, comprising the steps of: (a) recalling data recorded in the plurality of blocks from the recording medium; (b) modulating the data being recalled in step (a); (c) adding predetermined data bit patterns to the data bits of each block of data being recalled in step (a); (d) demodulating independent bit rows by using at least two demodulation clocks differing in phase; (e) producing distinct demodulated data from each said demodulation clock; (f) comparing the distinct demodulated data to the data produced in step (c) to determine which distinct demodulated data is correct; (g) selecting the correct distinct demodulated data; and (h) delivering the selected demodulated data to an external apparatus.
Claim 3
Dependent Claim 20 words
The method as claimed in claim 1, wherein the demodulation clocks of said step (d) differ in phase by 180°.
Claim 4
Dependent Claim 147 words
A data modulation/demodulation system for reproducing correct data which has been divided and recorded in a plurality of blocks on a recording medium, comprising: recalling means for recalling data from the recording medium; pattern adding means, operatively connected to said recalling means, for providing a pattern signal produced by adding predetermined pattern data bits to the recalled data; modulating means, operatively connected to said recalling means, for modulating the recalled data; demodulating means, operatively connected to said modulating means, for independently demodulating bit rows by using demodulation clocks having different phases, thereby producing distinct demodulated data; and selecting means, operatively connected to said demodulating means and said pattern adding means, for comparing the distinct demodulated data with said pattern signal to determine which distinct demodulated data are correct, for selecting the correct distinct demodulated data, and for transmitting the correct distinct demodulated data to an external device.
Claim 5
Dependent Claim 147 words
A data modulation/demodulation system for reproducing correct data which has been divided and recorded in a plurality of blocks on a recording medium, comprising: recalling means for recalling data from the recording medium; pattern adding means, operatively connected to said recalling means, for providing a pattern signal produced by adding predetermined pattern data bits to the recalled data; modulating means, operatively connected to said recalling means, for modulating the recalled data; demodulating means, operatively connected to said modulating means, for independently demodulating bit rows by using demodulation clocks having different phases, thereby producing distinct demodulated data; and selecting means, operatively connected to said demodulating means and said pattern adding means, for comparing the distinct demodulated data with said pattern signal to determine which distinct demodulated data are correct, for selecting the correct distinct demodulated data, and for transmitting the correct distinct demodulated data to an external device.
Claim 6
Dependent Claim 16 words
The system as claimed in claim 3, wherein said demodulation clocks are 180° out of phase.

References Cited (Backward Citations)

US2950464A Cited
US3978327A Cited
US4011542A Cited
US3934131A Cited
US4442521A Cited
US4369516A Cited
JPS5827247A Cited
JPS6093844A Cited
EP0144813A1 Cited
US4538189A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-09-18 1993-03-20 1993-09-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-09-18 1997-03-20 1997-09-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-09-18 2001-03-20 2001-09-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag