US4866685A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Printed circuit board fabrication technique
Assignee: Nokia Bell Labs
•
Filing: 1989-02-02
•
Granted: 1989-09-12
•
Expires: 2009-02-02
Abstract
Abstract The fabrication of a printed circuit board (26) usually includes the step of testing the board with a testing machine (24) to verify operability. The testing machine accomplishes such testing by transmitting test signals to the board via a transmission line (36) and then analyzing each response signals returned from the board in response to the test signals. To reduce the incidence of error, the testing machine (24) is compensated for the propagation delay of the line (12) which is measured by launching a first string of pulses into one end of the line whose opposite end is left open. A second string of pulses is sinultaneously launched into a programmable delay line (16) which delays each second pulse by an adjustable interval. After the generation of each first and second pulse, a check is made whether the first pulse has been reflected back to the first end of the transmission line at the same time the second pulse reaches the output of the delay line. If the pulses are not coincident, the delay setting of the delay line is increased and then a check is again made whether one of the first and second pulses are coincident. The delay of the delay line is successively increased until the pulse are coincident whereupon the delay of the delay line now equals twice the delay of the transmission line.
Inventors
- 👤 Wha-Joon Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 21:30
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2801; G01R31/2806; G04; G04D; G04D7/00; G04D7/002; G04D7/003
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
181 words
Apparatus for measuring the propagation delay of a signal traveling between a first node and a second node of a circuit path, CHARACTERIZED BY: means having an input and an output for adjustably delaying a signal passing between said inputs and outputs; a single signal generator for simultaneously supplying a first string of first pulses to the input of said signal-delaying means and a string of second signal pulses to a first node of a circuit path so that each of said second pulses propagates to a second node on said circuit path; means for detecting whether any of said first pulses have been delayed by said signal-delaying means by an interval equal to the time required for one of said second pulses to propagate to said second node of said circuit path; and means responsive to the detecting means for increasing the delay of said signal-delaying means until one of said first pulses has been delayed by an interval equal to the time required for one of said second pulses to travel to said second node of said circuit path.
Claim 2
Dependent Claim
181 words
Apparatus for measuring the propagation delay of a signal traveling between a first node and a second node of a circuit path, CHARACTERIZED BY: means having an input and an output for adjustably delaying a signal passing between said inputs and outputs; a single signal generator for simultaneously supplying a first string of first pulses to the input of said signal-delaying means and a string of second signal pulses to a first node of a circuit path so that each of said second pulses propagates to a second node on said circuit path; means for detecting whether any of said first pulses have been delayed by said signal-delaying means by an interval equal to the time required for one of said second pulses to propagate to said second node of said circuit path; and means responsive to the detecting means for increasing the delay of said signal-delaying means until one of said first pulses has been delayed by an interval equal to the time required for one of said second pulses to travel to said second node of said circuit path.
Claim 3
Dependent Claim
16 words
The apparatus according to claim 1, CHARACTERIZED IN THAT said delaying means comprises a delay line.
Claim 4
Dependent Claim
86 words
The apparatus according to claim 1, CHARACTERIZED IN THAT said detecting means comprises: a two input AND gate having a first input coupled to the signaldelaying means, a second input coupled to said circuit path, and an output; and a D-type flip-flop having a clock input coupled to the output of said AND gate, said flip-flop producing, at its Q output, a signal whose logic state reflects whether one of the first pulses has been delayed by the same interval as one of the second pulses.
Claim 5
Dependent Claim
245 words
In combination with a testing machine having a plurality of channels, each serving to produce a test signal transmitted through a transmission media to a circuit board which, in response, generates a response signal carried by the transmission media to the channel for analysis thereby, apparatus for measuring the propagation delay of the signal propagating through said transmission media to allow each channel to be compensated for the propagation delay, said apparatus CHARACTERIZED BY: means having an input and an output for adjustably delaying a signal passing between its input and output; a single signal generator for simultaneously supplying a string of first pulses to said signal-delaying means and string of second signal pulses to a first end of a transmission media which has its opposite end open so that each of said second pulses propagates to said open end of said transmission media and is reflected therefrom back to said first end; means for detecting whether any of said first pulses have been delayed by said signal-delaying means by an interval equal to the time required for one of said second pulses to propagate to and from said open end of said transmission media; and means responsive to the detecting means for increasing the delay of said signal-delaying means until one of said first pulses has been delayed by an interval equal to the time required for one of said second pulses to travel to and from the open end of the transmission media.
Claim 6
Dependent Claim
245 words
In combination with a testing machine having a plurality of channels, each serving to produce a test signal transmitted through a transmission media to a circuit board which, in response, generates a response signal carried by the transmission media to the channel for analysis thereby, apparatus for measuring the propagation delay of the signal propagating through said transmission media to allow each channel to be compensated for the propagation delay, said apparatus CHARACTERIZED BY: means having an input and an output for adjustably delaying a signal passing between its input and output; a single signal generator for simultaneously supplying a string of first pulses to said signal-delaying means and string of second signal pulses to a first end of a transmission media which has its opposite end open so that each of said second pulses propagates to said open end of said transmission media and is reflected therefrom back to said first end; means for detecting whether any of said first pulses have been delayed by said signal-delaying means by an interval equal to the time required for one of said second pulses to propagate to and from said open end of said transmission media; and means responsive to the detecting means for increasing the delay of said signal-delaying means until one of said first pulses has been delayed by an interval equal to the time required for one of said second pulses to travel to and from the open end of the transmission media.
Claim 7
Dependent Claim
16 words
The apparatus according to claim 4, CHARACTERIZED IN THAT said delaying means comprises a delay line.
Claim 8
Dependent Claim
90 words
The apparatus according to claim 4, CHARACTERIZED IN THAT said detecting means comprises: a two input AND gate having a first input coupled to said signaldelaying means, a second input coupled to said first end of said transmission media, and an output; and a D-type flip-flop having a clock input coupled to the output of said AND gate, said flip-flop producing, at its Q output, a signal whose logic state reflects whether one of the first pulses has been delayed by the same interval as one of the second pulses.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-09-11 | 1993-03-13 | 1993-09-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-09-11 | 1997-03-13 | 1997-09-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-09-11 | 2001-03-13 | 2001-09-12 | $7700.00 | Window Closed / Lapsed |